LTC1735IF#PBF Linear Technology, LTC1735IF#PBF Datasheet - Page 12
![IC SW REG SYNC STEP-DWN 20-TSSOP](/photos/6/63/66309/161-20-tssop_sml.jpg)
LTC1735IF#PBF
Manufacturer Part Number
LTC1735IF#PBF
Description
IC SW REG SYNC STEP-DWN 20-TSSOP
Manufacturer
Linear Technology
Type
Step-Down (Buck)r
Datasheet
1.LTC1735CSPBF.pdf
(32 pages)
Specifications of LTC1735IF#PBF
Internal Switch(s)
No
Synchronous Rectifier
Yes
Number Of Outputs
1
Voltage - Output
0.8 ~ 6 V
Current - Output
3A
Frequency - Switching
300kHz
Voltage - Input
4 ~ 30 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power - Output
-
LTC1735
APPLICATIO S I FOR ATIO
The internal oscillator runs at its nominal frequency (f
when the FCB pin is pulled high to INTV
ground. Clocking the FCB pin above and below 0.8V will
cause the internal oscillator to injection lock to an external
clock signal applied to the FCB pin with a frequency
between 0.9f
1.3V for at least 0.3 s and the clock low level must be less
than 0.3V for at least 0.3 s. The top MOSFET turn-on will
synchronize with the rising edge of the clock.
Attempting to synchronize to too high an external fre-
quency (above 1.3f
pensation and possible loop instability. If this condition
exists simply lower the value of C
to Figure 2.
When synchronized to an external clock, Burst Mode
operation is disabled but the inductor current is not
allowed to reverse. The 25% minimum inductor current
clamp present in Burst Mode operation is removed,
providing constant frequency discontinuous operation
over the widest possible output current range. In this
mode the synchronous MOSFET is forced on once every
10 clock cycles to recharge the bootstrap capacitor. This
minimizes audible noise while maintaining reasonably
high efficiency.
Inductor Value Calculation
The operating frequency and inductor selection are inter-
related in that higher operating frequencies allow the use
12
100.0
87.5
75.0
62.5
50.0
37.5
25.0
12.5
0
O
0
Figure 2. Timing Capacitor Value
and 1.3f
100
OPERATING FREQUENCY (kHZ)
O
U
) can result in inadequate slope com-
O
200
. The clock high level must exceed
U
300
OSC
400
W
so f
500
CC
EXT
1735 F02
or connected to
600
= f
O
according
U
O
)
Kool M is a registered trademark of Magnetics, Inc.
of smaller inductor and capacitor values. So why would
anyone ever choose to operate at lower frequencies with
larger components? The answer is efficiency. A higher
frequency generally results in lower efficiency because of
MOSFET gate charge losses. In addition to this basic trade
off, the effect of inductor value on ripple current and low
current operation must also be considered.
The inductor value has a direct effect on ripple current. The
inductor ripple current I
tance or frequency and increases with higher V
Accepting larger values of I
inductances, but results in higher output voltage ripple
and greater core losses. A reasonable starting point for
setting ripple current is I
the maximum I
The inductor value also has an effect on low current
operation. The transition to low current operation begins
when the inductor current reaches zero while the bottom
MOSFET is on. Burst Mode operation begins when the
average inductor current required results in a peak current
below 25% of the current limit determined by R
Lower inductor values (higher I
at higher load currents, which can cause a dip in efficiency
in the upper range of low current operation. In Burst Mode
operation, lower inductance values will cause the burst
frequency to decrease.
Inductor Core Selection
Once the value for L is known, the type of inductor must be
selected. High efficiency converters generally cannot af-
ford the core loss found in low cost powdered iron cores,
forcing the use of more expensive ferrite, molypermalloy
or Kool M
core size for a fixed inductor value, but it is very dependent
on inductance selected. As inductance increases, core
losses decrease. Unfortunately, increased inductance re-
quires more turns of wire and therefore copper losses will
increase.
I
L
( )( )
f L
1
®
cores. Actual core loss is independent of
V
OUT
L
occurs at the maximum input voltage.
1
–
L
L
V
V
= 0.3 to 0.4(I
OUT
decreases with higher induc-
IN
L
L
) will cause this to occur
allows the use of low
MAX
). Remember,
IN
or V
SENSE
OUT
1735fc
:
.