LTC1266IS#PBF Linear Technology, LTC1266IS#PBF Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/3/388/linear_technology_sml.jpg)
LTC1266IS#PBF
Manufacturer Part Number
LTC1266IS#PBF
Description
IC REG CNTRLR N/PCH MOSFET16SOIC
Manufacturer
Linear Technology
Type
Step-Down (Buck), Step-Up (Boost)r
Datasheet
1.LTC1266CSPBF.pdf
(20 pages)
Specifications of LTC1266IS#PBF
Internal Switch(s)
No
Synchronous Rectifier
Yes
Number Of Outputs
1
Voltage - Output
Adjustable
Current - Output
50mA
Frequency - Switching
400kHz
Voltage - Input
3.5 ~ 18 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power - Output
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
APPLICATIO S I FOR ATIO
LTC1266
LTC1266-3.3/LTC1266-5
As the operating frequency is increased the gate charge
losses will be higher, reducing efficiency (see Efficiency
Considerations). The complete expression for operating
frequency of the circuit in Figure 1 is given by:
where:
V
measured output voltage. Thus V
Once the frequency has been set by C
must be chosen to provide no more than 25mV/R
of peak-to-peak inductor ripple current. This results in
a minimum required inductor value of:
As the inductor value is increased from the minimum
value, the ESR requirements for the output capacitor
are eased at the expense of efficiency. If too small an
inductor is used, the inductor current will decrease past
zero and change polarity. A consequence of this is that
the LTC1266 series may not enter Burst Mode operation
and efficiency will be slightly degraded at low currents.
Inductor Core Selection
Once the minimum value for L is known, the type of
inductor must be selected. The highest efficiency will be
obtained using ferrite, Kool M
cores. Lower cost powdered iron cores provide suitable
performance but cut efficiency by 3% to 7%. Actual core
loss is independent of core size for a fixed inductor value,
but it is very dependent on inductance selected. As induc-
tance increases, core losses go down. Unfortunately,
increased inductance requires more turns of wire and
therefore copper losses increase.
Ferrite designs have very low core loss, so design goals
can concentrate on copper loss and preventing satura-
tion. Ferrite core material saturates “hard,” which means
that inductance collapses abruptly when the peak design
Kool M is a registered trademark of Magnetics, Inc.
10
REG
f =
t
L
OFF
MIN
is the desired output voltage (i.e., 5V, 3.3V). V
t
= 1.3 • 10
OFF
1
= 5.1 • 10
1 –
V
4
V
OUT
5
U
IN
• C
• R
T
SENSE
•
U
V
V
REG
OUT
• C
®
REG
on molypermalloy (MPP)
T
W
/V
• V
OUT
REG
T
, the inductor L
= 1 in regulation.
U
OUT
SENSE
is the
current is exceeded. This results in an abrupt increase in
inductor ripple current and consequent output voltage
ripple which can cause Burst Mode operation to be falsely
triggered. Do not allow the core to saturate!
Kool M is a very good, low loss core material for toroids,
with a “soft” saturation characteristic. Molypermalloy is
slightly more efficient at high (> 200kHz) switching fre-
quency. Toroids are very space efficient, especially when
you can use several layers of wire. Because they generally
lack a bobbin, mounting is more difficult. However, new
designs for surface mount are available from Coiltronics
and Beckman Industrial Corp. which do not increase the
height significantly.
Power MOSFET and D1 Selection
Two external power MOSFETs must be selected for use
with the LTC1266 series: either a P-channel MOSFET or an
N-channel MOSFET for the main switch and an N-channel
MOSFET for the synchronous switch. The main selection
criteria for the power MOSFETs are the type of MOSFET,
threshold voltage V
The cost and maximum output current determine the type
of MOSFET for the topside switch. N-channel MOSFETs
have the advantage of lower cost and lower R
expense of slightly increased circuit complexity. For lower
current applications where the losses due to R
small, a P-channel MOSFET is recommended due to the
lower circuit complexity. However, at load currents in
excess of 3A where the R
portion of the total power loss, an N-channel is strongly
recommended to maximize efficiency.
The maximum output current I
requirement for the two MOSFETs. When the LTC1266
series is operating in continuous mode, the simplifying
assumption can be made that one of the two MOSFETs is
always conducting the average load current. The duty
cycles for the two MOSFETs are given by:
Topside Duty Cycle =
Bottom-Side Duty Cycle =
GS(TH)
and on-resistance R
V
DS(ON)
V
OUT
IN
MAX
V
IN
determines the R
becomes a significant
V
– V
IN
OUT
DS(ON)
DS(ON)
DS(ON)
DS(ON)
at the
.
are