SI8450AA-A-IS1R Silicon Laboratories Inc, SI8450AA-A-IS1R Datasheet - Page 21
![IC ISOLATOR DGTL 5CH 16SOIC](/photos/6/80/68073/16-soic__3_9mmwidth__sml.jpg)
SI8450AA-A-IS1R
Manufacturer Part Number
SI8450AA-A-IS1R
Description
IC ISOLATOR DGTL 5CH 16SOIC
Manufacturer
Silicon Laboratories Inc
Series
ISOpror
Datasheet
1.SI8452AA-A-IS1R.pdf
(40 pages)
Specifications of SI8450AA-A-IS1R
Inputs - Side 1/side 2
5/0
Number Of Channels
5
Isolation Rating
1000Vrms
Voltage - Supply
2.7 V ~ 5.5 V
Data Rate
1Mbps
Propagation Delay
35ns
Output Type
Tri-State
Package / Case
16-SOIC (3.9mm Width)
Operating Temperature
-40°C ~ 125°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Notes:
1. Enable inputs EN1 and EN2 can be used for multiplexing, for clock sync, or other output control. These inputs are
2. X = not applicable; H = Logic High; L = Logic Low.
3. When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled
Si8450
Si8451
Si8452
Si8455
P/N
internally pulled-up to local VDD by a 3 µA current source allowing them to be connected to an external logic level (high
or low) or left floating. To minimize noise coupling, do not connect circuit traces to EN1 or EN2 if they are left floating. If
EN1, EN2 are unused, it is recommended they be connected to an external logic level, especially if the Si845x is
operating in a noisy environment.
(EN = 0) in Revision A. Revision B outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See
"3. Errata and Design Migration Guidelines" on page 26 for more details.
EN1
—
—
—
H
X
X
H
X
X
L
L
1,2
EN2
—
H
X
X
H
X
X
H
L
L
L
1,2
Outputs B1, B2, B3, B4, B5 are enabled and follow input state.
Outputs B1, B2, B3, B4, B5 are disabled and Logic Low or in high impedance
state.
Output A5 enabled and follow input state.
Output A5 disabled and Logic Low or in high impedance state.
Outputs B1, B2, B3, B4 are enabled and follow input state.
Outputs B1, B2, B3, B4 are disabled and Logic Low or in high impedance state.
Outputs A4 and A5 are enabled and follow input state.
Outputs A4 and A5 are disabled and Logic Low or in high impedance state.
Outputs B1, B2, B3 are enabled and follow input state.
Outputs B1, B2, B3 are disabled and Logic Low or in high impedance state.
Outputs B1, B2, B3, B4, B5 are enabled and follow input state.
Table 13. Enable Input Truth Table
3
Rev. 1.3
Operation
1
Si8450/51/52/55
3
3
3
21
3