HCPL-0201#560 Avago Technologies US Inc., HCPL-0201#560 Datasheet - Page 17
![OPTOCOUPLER 1CH 5MBD VDE 8-SOIC](/photos/7/65/76546/516-8-soic_sml.jpg)
HCPL-0201#560
Manufacturer Part Number
HCPL-0201#560
Description
OPTOCOUPLER 1CH 5MBD VDE 8-SOIC
Manufacturer
Avago Technologies US Inc.
Datasheet
1.HCPL-0201-500E.pdf
(18 pages)
Specifications of HCPL-0201#560
Package / Case
8-SOIC (0.154", 3.90mm Width)
Voltage - Isolation
3750Vrms
Number Of Channels
1, Unidirectional
Current - Output / Channel
25mA
Data Rate
5MBd
Propagation Delay High - Low @ If
150ns @ 3mA
Current - Dc Forward (if)
5mA
Input Type
DC
Output Type
Push-Pull, Totem-Pole
Mounting Type
Surface Mount
Isolation Voltage
3750 Vrms
Maximum Continuous Output Current
25 mA
Maximum Fall Time
7 ns
Maximum Forward Diode Current
10 mA
Maximum Rise Time
30 ns
Output Device
Logic Gate Photo IC
Configuration
1 Channel
Maximum Baud Rate
5 MBps
Maximum Forward Diode Voltage
1.7 V
Maximum Reverse Diode Voltage
5 V
Maximum Power Dissipation
210 mW
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Figure 13b. Recommended LSTTL to LSTTL circuit for applications requiring a maximum allowable propagation delay of 300 ns.
Figure 14. LSTTL to CMOS interface circuit.
Figure 16. Series LED drive with open collector gate (4.7 k resistor shunts I
17
DATA INPUT
DATA INPUT
DATA INPUT
V
V
CC1
COLLECTOR
V
CC1
CC
OUTPUT
(+5 V)
TOTEM
GATE
POLE
(+5 V)
(+5 V)
OPEN
GATE
1
TTL OR LSTTL
1.1 kΩ
80 Ω*
1
1.1 kΩ
TTL OR LSTTL
TTL OR LSTTL
80 Ω
1.1 kΩ
80 Ω*
4.7 kΩ
120 pF*
V
10 V
15 V
20 V
5 V
CC2
* 120 pF PEAKING CAPACITOR
MAY BE OMITTED AND 80 Ω
RESISTOR MAY BE SHORTED
WHERE 500 ns PROPAGATION
DELAY IS SUFFICIENT.
120 pF
1
2
3
4
120 pF*
2.37 kΩ
3.83 kΩ
5.11 kΩ
1.1 kΩ
R
HCPL-2201 fig 14
HCPL-2201/11
L
HCNW22XX
HCPL-02XX
1
2
3
4
1
2
3
4
* 0.1 µF BYPASS
HCPL-2201 fig 13b
HCPL-2201/11
HCNW22XX
HCPL-02XX
GND
V
HCPL-2201/11
CC
HCPL-02XX
HCNW22XX
8
7
6
5
2
**
GND
V
(4.5 TO 20 V)
R
CC
L
CMOS
V
* 120 pF PEAKING CAPACITOR
MAY BE OMITTED AND 80 Ω
RESISTOR MAY BE SHORTED
WHERE 500 ns PROPAGATION
DELAY IS SUFFICIENT.
**0.1 µF BYPASS
CC2
8
7
6
5
8
7
6
5
*
OH
DATA OUTPUT
2
from the LED).
V
DATA OUTPUT
UP TO 16 LSTTL LOADS
OR 4 TTL LOADS
CC2
(+5 V)
INPUT
V
DATA
CC1
TTL or
LSTTL
(+5 V)
Figure 15. Alternative LED drive circuit.
1.1 kΩ
HCPL-2201 fig 15
D1
D1 (1N4150) REQUIRED FOR
ACTIVE PULL-UP DRIVER.
1
2
3
4
HCPL-2201/11
HCPL-02XX
HCNW22XX
GND
V
CC
8
7
6
5