ADC14C105EB/NOPB National Semiconductor, ADC14C105EB/NOPB Datasheet - Page 22

no-image

ADC14C105EB/NOPB

Manufacturer Part Number
ADC14C105EB/NOPB
Description
BOARD EVAL 14-BIT ADC14C105
Manufacturer
National Semiconductor
Series
PowerWise®r

Specifications of ADC14C105EB/NOPB

Number Of Adc's
1
Number Of Bits
14
Sampling Rate (per Second)
105M
Data Interface
Parallel
Inputs Per Adc
1 Differential
Input Range
2 Vpp
Power (typ) @ Conditions
400mW @ 105MSPS
Voltage Supply Source
Single Supply
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
ADC14C105
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ADC14C105EB
traces and enter the ground plane at a single, quiet point. All
ground connections should have a low inductance path to
ground.
7.0 DYNAMIC PERFORMANCE
To achieve the best dynamic performance, the clock source
driving the CLK input must have a sharp transition region and
be free of jitter. Isolate the ADC clock from any digital circuitry
with buffers, as with the clock tree shown in Figure 8. The
gates used in the clock tree must be capable of operating at
frequencies much higher than those used if added jitter is to
be prevented.
As mentioned in Section 6.0, it is good practice to keep the
30017917
ADC clock line as short as possible and to keep it well away
FIGURE 8. Isolating the ADC Clock from other Circuitry
from any other signals. Other signals can introduce jitter into
with a Clock Tree
the clock signal, which can lead to reduced SNR perfor-
mance, and the clock can introduce noise into other lines.
Even lines with 90° crossings have capacitive coupling, so try
to avoid even these 90° crossings of the clock line.
www.national.com
22

Related parts for ADC14C105EB/NOPB