ADC12L080EVAL National Semiconductor, ADC12L080EVAL Datasheet
ADC12L080EVAL
Specifications of ADC12L080EVAL
Related parts for ADC12L080EVAL
ADC12L080EVAL Summary of contents
Page 1
... This device is available in the 32-lead LQFP package and operates over the industrial temperature range of −40˚C to +85˚C. Connection Diagram TRI-STATE ® registered trademark of National Semiconductor Corporation. © 2004 National Semiconductor Corporation Features n Single supply operation n Low power consumption n Power down mode n Internal or external reference n Selectable Offset Binary or 2’ ...
Page 2
... Ordering Information Industrial (−40˚C ≤ T ADC12L080CIVY ADC12L080EVAL Block Diagram www.national.com ≤ +85˚C) Package A 32 Pin LQFP Evaluation Board 2 20061002 ...
Page 3
Pin Descriptions and Equivalent Circuits Pin No. Symbol ANALOG I − REF DIGITAL I/O 10 CLK Equivalent Circuit ...
Page 4
Pin Descriptions and Equivalent Circuits Pin No. Symbol 14–19, D0–D11 22–27 ANALOG POWER AGND DIGITAL POWER DGND GND www.national.com (Continued) Equivalent Circuit ...
Page 5
... Absolute Maximum Ratings (Notes Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications – – Voltage on Any Pin Input Current at Any Pin (Note 3) Package Input Current (Note 3) Package Dissipation 25˚C A ESD Susceptibility Human Body Model (Note 5) ...
Page 6
DC and Logic Electrical Characteristics Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, V +2.5V 0V +1.0V external, V REF Boldface limits apply for ...
Page 7
DC and Logic Electrical Characteristics Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, V +2.5V 0V +1.0V external, V REF Boldface limits apply for ...
Page 8
AC Electrical Characteristics Note 8: To guarantee accuracy required that |V Note 9: With the test condition for V = +1. REF Note 10: Typical figures are 25˚C, and represent most ...
Page 9
Specification Definitions APERTURE DELAY is the time after the rising edge of the clock to when the input signal is acquired or held for conver- sion. APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. ...
Page 10
Timing Diagram Transfer Characteristic www.national.com Output Timing FIGURE 1. Transfer Characteristic 10 20061009 20061010 ...
Page 11
Typical Performance Characteristics DNL, INL V = 1.0V external 1.65V, f REF CM CLK DNL DNL vs. f CLK DNL vs. Clock Duty Cycle MHz unless otherwise stated. IN 20061041 20061042 20061043 ...
Page 12
Typical Performance Characteristics DNL, INL V = 1.0V external 1.65V, f REF CM DNL vs. Temperature DNL vs www.national.com = 80 MHz unless otherwise stated. (Continued) CLK IN 20061044 20061070 ...
Page 13
Typical Performance Characteristics V = 1.65V MHz MHz, unless otherwise stated. CM CLK IN SNR,SINAD,SFDR vs. V SNR,SINAD,SFDR vs. V SNR,SINAD,SFDR vs 3.3V 20061049 DR ...
Page 14
Typical Performance Characteristics V = 1.65V MHz MHz, unless otherwise stated. (Continued) CM CLK IN SNR,SINAD,SFDR vs. f SNR,SINAD,SFDR vs. Clock Duty Cycle SNR,SINAD,SFDR vs. V www.national.com 3.3V ...
Page 15
Typical Performance Characteristics V = 1.65V MHz MHz, unless otherwise stated. (Continued) CM CLK IN SNR,SINAD,SFDR vs. f SNR,SINAD,SFDR vs. Temperature t vs 3.3V ...
Page 16
Typical Performance Characteristics V = 1.65V MHz MHz, unless otherwise stated. (Continued) CM CLK IN Spectral Response @ 40 MHz Input Spectral Response @ 150 MHz Input www.national.com 3.3V, V ...
Page 17
Functional Description Operating on a single +3.3V supply, the ADC12L080 uses a pipeline architecture with error correction circuitry to help ensure maximum performance. Differential analog input signals are digitized to 12 bits. Each analog input signal should have a peak-to-peak ...
Page 18
Applications Information The full scale error in LSB for a sine wave input can be described as approximately E = 4096 ( 1 - sin (90˚ + dev)) FS Where dev is the angular difference between the two signals having ...
Page 19
Applications Information 3.3 PD The PD pin, when high, holds the ADC12L080 in a power- down mode to conserve power when the converter is not being used. The power consumption in this state and is not affected ...
Page 20
Applications Information FIGURE 6. Driving the Signal Inputs with a Transformer www.national.com (Continued) FIGURE 5. Differential Drive Circuit of Figure 4 20 20061014 20061015 ...
Page 21
Applications Information 5.0 POWER SUPPLY CONSIDERATIONS The power supply pins should be bypassed with a 10 µF capacitor and with a 0.1 µF low ESL ceramic chip capacitor within 3 millimeters of each power pin the case with ...
Page 22
Applications Information tween the converter’s input pins and ground or to the refer- ence input pin and ground should be connected to a very clean point in the ground plane. Figure 7 gives an example of a suitable layout. All ...
Page 23
... BANNED SUBSTANCE COMPLIANCE National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ‘‘Banned Substances’’ as defined in CSP-9-111S2. ...