ADIS16355/PCBZ Analog Devices Inc, ADIS16355/PCBZ Datasheet - Page 6
![BOARD EVAL FOR ADIS16355](/photos/9/19/91961/adis16355_pcbz_sml.jpg)
ADIS16355/PCBZ
Manufacturer Part Number
ADIS16355/PCBZ
Description
BOARD EVAL FOR ADIS16355
Manufacturer
Analog Devices Inc
Series
iMEMS®, iSensor™r
Datasheets
1.ADIS16350PCBZ.pdf
(24 pages)
2.ADIS16350PCBZ.pdf
(2 pages)
3.ADIS16355PCBZ.pdf
(2 pages)
Specifications of ADIS16355/PCBZ
Sensor Type
Accelerometer, Gyroscope, 3 Axis
Sensing Range
±10g, ±75°/sec, ±150°/sec, ±300°/sec
Interface
SPI Serial
Sensitivity
2.522mg/LSB, 0.018°/sec/LSB
Voltage - Supply
4.75 V ~ 5.25 V
Embedded
No
Utilized Ic / Part
ADIS16355
For Use With
ADISUSBZ - KIT EVAL ADIS W/SOFTWARE USB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ADIS16350/ADIS16355
TIMING SPECIFICATIONS
T
Table 2.
Parameter
f
t
t
t
t
t
t
t
t
t
1
2
3
TIMING DIAGRAMS
SCLK
DATARATE
DATASTALL
CS
DAV
DSU
DHD
DF
DR
SFS
Guaranteed by design, not production tested.
The MSB presents an exception to this parameter. The MSB clocks out on the falling edge of CS . The rest of the DOUT bits are clocked after the falling edge of SCLK and
are governed by this specification.
This parameter may need to be expanded to allow for proper capture of the LSB. After CS goes high, the DOUT line goes into a high impedance state.
A
= 25°C, V
DOUT
SCLK
DIN
CC
CS
= 5.0 V, angular rate = 0°/s, unless otherwise noted.
Description
Fast mode, SMPL_PRD ≤ 0x09 (f
Normal mode, SMPL_PRD ≥ 0x0A (f
Data rate time, fast mode, SMPL_PRD ≤ 0x09 (f
Data rate time, normal mode, SMPL_PRD ≥ 0x0A (f
Data stall time, fast mode SMPL_PRD ≤ 0x09 (f
Data stall time, normal mode SMPL_PRD ≥ 0x0A (f
Chip select to clock edge
Data output valid after SCLK falling edge
Data input setup time before SCLK rising edge
Data input hold time after SCLK rising edge
Data output fall time
Data output rise time
CS high after SCLK edge
t
CS
SCLK
1
CS
MSB
W/R
Figure 3. SPI Timing, Utilizing SPI Settings Typically Identified as Phase = 1, Polarity = 1
2
3
DB14
t
DAV
t
DSU
3
S
≥ 164 Hz)
A5
DB13
S
≤ 149 Hz)
Figure 2. SPI Chip Select Timing
4
t
DHD
2
A4
Rev. B | Page 6 of 24
DB12
t
DATARATE
S
S
t
≥ 164 Hz)
≥ 164 Hz)
DATASTALL
5
S
S
≤ 149 Hz)
≤ 149 Hz)
A3
DB11
6
A2
DB10
D2
DB2
15
Min
0.01
10
40
160
9
75
48.8
24.4
48.8
5
D1
DB1
1
16
LSB
LSB
Typ
5
5
t
SFS
Max
2
300
100
12.5
12.5
1
Unit
MHz
kHz
μs
μs
μs
μs
ns
ns
ns
ns
ns
ns
ns