C8051F040-TB Silicon Laboratories Inc, C8051F040-TB Datasheet

BOARD PROTOTYPING W/C8051F040

C8051F040-TB

Manufacturer Part Number
C8051F040-TB
Description
BOARD PROTOTYPING W/C8051F040
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheets

Specifications of C8051F040-TB

Contents
Board
Processor To Be Evaluated
C8051F04x
Interface Type
USB
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
C8051F040
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Analog Peripherals
12-Bit ADC
-
-
-
-
-
-
High-Voltage Differential Amplifier
-
-
-
8-Bit ADC
-
-
-
Two 12-Bit DACs
Three Comparators
Internal Voltage Reference
Precision V
On-Chip JTAG Debug & Boundary Scan
-
-
-
-
-
Supply Voltage: 2.7 to 3.6 V
-
-
Temperature Range: –40 to +85 °C
CAN 2.0B
±1 LSB INL; guaranteed monotonic
Programmable throughput up to 100 ksps
13 external inputs; programmable as single-ended or differential
Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5
Data-dependent windowed interrupt generator
Built-in temperature sensor (±3 °C)
60 V common mode input range
Offset adjust from –60 to +60 V
16 gain settings from 0.05 to 16
Programmable throughput up to 500 ksps
8 external inputs; programmable as single-ended or differential
Programmable amplifier gain: 4, 2, 1, 0.5
On-chip debug circuitry facilitates full speed, non-intrusive in-system
debug (no emulator required)
Provides breakpoints, single stepping, watchpoints, stack monitor, pro-
gram trace memory
Inspect/modify memory and registers
Superior performance to emulation systems using ICE-chips, target
pods, and sockets
IEEE1149.1 compliant boundary scan
Typical operating current: 10 mA at 25 MHz
Multiple power saving sleep and shutdown modes
MONEN
HVAIN+
HVAIN-
HVCAP
VREFD
HVREF
XTAL1
XTAL2
VREF0
AIN0.0
AIN0.1
AIN0.2
AIN0.3
DGND
DGND
DGND
AGND
AGND
AGND
DAC1
DAC0
VREF
DD
VDD
VDD
VDD
TMS
TDO
AV+
AV+
AV+
TCK
RST
TDI
Monitor/Brown-out Detector
Oscillator
External
Monitor
Circuit
VDD
HVAMP
Digital Power
Analog Power
M
A
U
X
JTAG
Logic
(12-Bit)
(12-Bit)
VREF
DAC0
DAC1
SENSOR
TEMP
Prog
Gain
Boundary Scan
WDT
25 MIPS, 64 kB Flash, 12-Bit ADC, 100-Pin Mixed-Signal MCU
Debug HW
Oscillator
Internal
2%
100 ksps
(12-Bit)
A
M
U
X
ADC
System
Clock
Reset
Copyright © 2005 by Silicon Laboratories
8:2
C
8
0
5
1
o
e
r
External Data Memory Bus
CANRAM
SFR Bus
256 byte
FLASH
32x136
64 kB
XRAM
RAM
4 kB
High-Speed 8051 µC Core
-
-
-
Memory
-
-
-
CAN Bus 2.0B
-
-
Digital Peripherals
-
-
-
-
-
-
Clock Sources
-
-
Package
-
Ordering Part Numbers
-
-
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
Up to 25 MIPS throughput with 25 MHz system clock
Expanded interrupt handler
4352 bytes data RAM
64 kB Flash; in-system programmable in 512-byte sectors (512 bytes
are reserved)
External parallel data memory interface
32 message objects
”Mailbox" implementation only interrupts CPU when needed
64 port I/O; all are 5 V tolerant
Hardware SMBus™ (I2C™ compatible), SPI™, and two UART serial
ports available concurrently
Programmable 16-bit counter array with 6 capture/compare modules
5 general-purpose 16-bit counter/timers
Dedicated watchdog timer; bidirectional reset
Real-time clock mode using timer 3 or PCA
Internal programmable 2% oscillator: up to 25 MHz
External oscillator: Crystal, RC, C, or Clock
100-pin TQFP (standard lead and lead-free packages)
Lead-free package: C8051F040-GQ
Standard package: C8051F040
0,1,2,3,4
SPI Bus
Latches
UART0
UART1
SMBus
Timers
0,1,2,3
CAN
2.0B
PCA
Port
&4
Address [15:0]
Port 4 <from crossbar>
Bus Control
Data [7:0]
CP2
500 ksps
(8-Bit)
ADC
CP1
CP0
C
R
O
S
S
B
A
R
P7 Latch
P5 Latch
Addr [7:0]
P6 Latch
Addr [15:8]
Data Latch
Ctrl Latch
+
-
+
-
Prog
Gain
+
-
Drv
Drv
Drv
Drv
P0
P1
P2
P3
C8051F040
A
M
U
X
P2.0
P2.1
P2.2
P2.3
P2.4
P2.5
8:1
DRV
DRV
DRV
DRV
P4
P5
P6
P7
P0.0
P0.7
P1.0/AIN1.0
P1.7/AIN1.7
P2.0/CPx
P2.7/CPx
P3.0/AIN0.6
P3.7/AIN0.7
CTX0
CRX0
VREF2
P4.0
P4.4
P4.5/ALE
P4.6/RD
P4.7/WR
P5.0/A0
P5.7/A7
P6.0/A8
P6.7/A15
P7.0/D0
P7.7/D7
5.5.2005

Related parts for C8051F040-TB

C8051F040-TB Summary of contents

Page 1

... Real-time clock mode using timer 3 or PCA Clock Sources - Internal programmable 2% oscillator MHz - External oscillator: Crystal, RC Clock Package - 100-pin TQFP (standard lead and lead-free packages) Ordering Part Numbers - Lead-free package: C8051F040-GQ - Standard package: C8051F040 UART0 8 UART1 SFR Bus SMBus 0 SPI Bus 5 ...

Page 2

... CAN 2.0B Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders CONDITIONS MIN 2.7 Monitor DD Monitor C8051F040DK Development Kit MIN NOM MAX (mm) (mm) (mm 1.20 A1 0.05 - 0.15 A2 0.95 1.00 1 ...

Related keywords