ATJTAGICE Atmel, ATJTAGICE Datasheet - Page 2

• Manufacturer Part Number: ATJTAGICE
• Description: JTAG EMULATOR FOR AVR
• Manufacturer: Atmel

Specifications of ATJTAGICE

• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: Q1156121

Corporate Headquarters
Europe
Asia
Japan
e-mail
Web Site
©Atmel Corporation, 2002
Atmel Corporation makes no warranty for
the use of its products, other than those
expressly contained in the Company’s
standard warranty which is detailed in
Atmel’s Terms and Conditions located on
the Company’s web site. The Company
assumes no responsibility for any errors
which may appear in this document,
reserves the right to change devices or
specifications detailed herein at any time
without notice, and does not make any
commitment to update the information
contained herein. No licenses to patents or
other intellectual property of Atmel are
granted by the Company in connection
with the sale of Atmel products, expressly
or by implication. Atmel’s products are not
authorized for use as critical components
in life support devices or systems.
Atmel
tered trademarks of Atmel.
Other terms and product names may be
trademarks of others.
2489B-AVR-09/02/15M
2325 Orchard Parkway
San Jose, CA 95131
USA
TEL: [phone]
FAX: [phone]
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
TEL: [phone]
FAX: [phone]
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
TEL: [phone]
FAX: [phone]
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL: [phone]
FAX: [phone]
[e-mail]
http://www.atmel.com
®
, AVR
®
and AVR Studio
J T A G I C E
®
are regis-
A V R O
The JTAG ICE allows access to all the powerful features of the AVR microcontroller.
All AVR resources can be monitored: Flash memory, EEPROM memory, SRAM
memory, Register File, Program Counter, Fuse and Lock Bits, and all I/O modules.
The JTAG ICE also offers extensive On-chip Debug support for break conditions,
including break on change of Program memory flow, Program memory Break Points
on single address or address range, and Data memory Break Points on single
address or address range.
The JTAG ICE will automatically be upgraded by future AVR Studio releases to support future
devices with JTAG support as they are released.
The JTAG ICE interface is integrated in AVR Studio, Atmel’s front-end tool for development on the
AVR architecture. All phases of the AVR development can be done in this Integrated Development
Environment.
The JTAG ICE is available from Atmel franchised distributors.
The ordering code is
The latest version of AVR Studio is available free of charge from Atmel web site: www.atmel.com
Note: Low voltage devices are also supported.
Supported Devices
O
ATmega323
ATmega16
rdering Information
N
-
C H I P
ATJTAGICE
D
E B U G
S
ATmega128
ATmega32
Y S T E M
ATmega162
ATmega169