PS401-I/SS Microchip Technology, PS401-I/SS Datasheet - Page 41

no-image

PS401-I/SS

Manufacturer Part Number
PS401-I/SS
Description
IC FUEL GAUGE BATTERY MGR 28SSOP
Manufacturer
Microchip Technology
Datasheet

Specifications of PS401-I/SS

Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PS401-I/SS045
Manufacturer:
MICROCHIP
Quantity:
13 782
TABLE 9-3:
TABLE 9-4:
 2003 Microchip Technology Inc.
df
fA/D
t
f
f
t
t
t
t
t
t
t
t
t
t
t
t
t
Note 1: Used when broadcasting AlarmWarning, ChargingCurrent and/or ChargingVoltage values to either a
SHLD
SU
SU
SETUP
CONV
SMB
SMB
BUF
HLD
TIMEOUT
LOW
HIGH
LOW
LOW
F
R
Symbol
RC
Symbol
:
:
STA
STOP
-
:
:
MAS
SEXT
MEXT
2: The PS401 will timeout when the cumulative message time defined from Start-to-Ack, Ack-to-Ack or
3: t
4: t
5: t
6: Rise and fall time is defined as follows:
SMBus Host or a SMBus Smart Battery Charger. This is only used when the PS401 becomes a SMBus
Master for these functions. The receiving (Slave) device may slow the transfer frequency.
Ack-to-Stop exceeds the value of t
than t
the initial start to the stop.
message as defined from Start-to-Ack, Ack-to-Ack or Ack-to-Stop.
t
t
HIGH
LOW
LOW
R
F
Internal RC oscillator frequency
Internal A/D operating clock
A/D Conversion measurement time, n-bit+sign
= 0.9 V
= (V
:
:
SMBus clock operating frequency
SMBus clock operating frequency
Bus free time between START and
STOP
Bus Hold time after Repeated START
Setup time before Repeated START
STOP setup time
Data hold time
Data setup time
Clock low time-out period
Clock low period
Clock high period
Message buffering time
Message buffering time
Clock/data fall time
Clock/data rise time
SEXT
MEXT
TIMEOUT
Max provides a simple method for devices to detect bus IDLE conditions.
IL
AC CHARACTERISTICS (T
AC CHARACTERISTICS – SMBUS (T
MAX
DD
is the cumulative time a slave device is allowed to extend the clock cycles in one message from
is the cumulative time a master device is allowed to extend its clock cycles within each byte of a
-0.15) to (V
to (V
, Max of 35 ms.
Characteristic
IL
Characteristic
MAX
-0.15)
IH
MIN
+0.15)
TIMEOUT
A
= -20 C TO +85 C; V
, Min of 25 ms. The PS401 will reset the communication no later
<1.0
A
Min
300
250
4.7
4.0
4.7
4.0
4.7
4.0
50
25
= -20 C TO +85 C; V
Min
509
f
Typ
RC
/8
fRC/10
2
REG
n
Typ
512
/f
1000
A
Max
100
300
68
35
50
25
10
/
D
(INTERNAL) = +5.0V ±10%)
REG
Max
515
Units
kHz
kHz
(INTERNAL) = +5.0V ±10%)
ms
ms
ms
ns
ns
ns
ns
s
s
s
s
s
s
Units
Slave mode
Master mode (Note 1)
(Note 2)
(Note 3)
(Note 4)
(Note 5)
(Note 6)
(Note 6)
kHz
ms
ms
DS40238B-page 41
Condition
PS401
Condition

Related parts for PS401-I/SS