74lvc595a NXP Semiconductors, 74lvc595a Datasheet

no-image

74lvc595a

Manufacturer Part Number
74lvc595a
Description
74lvc595a 8-bit Serial-in/serial-out Or Parallel-out Shift Register; 3-state
Manufacturer
NXP Semiconductors
Datasheet
1. General description
2. Features
3. Applications
The 74LVC595A is an 8-bit serial-in/serial or parallel-out shift register with a storage
register and 3-state outputs. Both the shift and storage register have separate clocks.
The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of
this device in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial Power-down applications using I
The I
the device when it is powered down.
Data is shifted on the positive-going transitions of the SHCP input. The data in the shift
register is transferred to the storage register on a positive-going transition of the STCP
input. If both clocks are connected together, the shift register will always be one clock
pulse ahead of the storage register.
The shift register has a serial input (DS) and a serial output (Q7S) for cascading
purposes. It is also provided with asynchronous reset input MR (active LOW) for all 8 shift
register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the
storage register appears at the output whenever the output enable input (OE) is LOW.
74LVC595A
8-bit serial-in/serial-out or parallel-out shift register; 3-state
Rev. 01 — 29 May 2007
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 V to 3.6 V
CMOS low-power consumption
Direct interface with TTL levels
Balanced propagation delays
All inputs have Schmitt-trigger action
Complies with JEDEC standard JESD8-B/JESD36
ESD protection:
Specified from 40 C to +85 C and 40 C to +125 C.
Serial-to-parallel data conversion
Remote control holding register
OFF
HBM JESD22-A114-D exceeds 2000 V
CDM JESD22-C101-C exceeds 1000 V
circuitry disables the output, preventing the damaging backflow current through
Product data sheet
OFF
.

Related parts for 74lvc595a

74lvc595a Summary of contents

Page 1

... Rev. 01 — 29 May 2007 1. General description The 74LVC595A is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The input can be driven from either 3 devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. This device is fully specifi ...

Page 2

... mna552 Fig 2. Functional diagram Rev. 01 — 29 May 2007 74LVC595A 3.5 0. 8-STAGE SHIFT REGISTER 8-BIT STORAGE REGISTER 13 OE 3-STATE OUTPUTS ...

Page 3

... Fig 4. Timing diagram 74LVC595A_1 Product data sheet 8-bit serial-in/serial-out or parallel-out shift register; 3-state STAGES FF0 Rev. 01 — 29 May 2007 74LVC595A STAGE FF7 LATCH CP mna555 Q 7 Z-state ...

Page 4

... Description ground (0 V) serial data output master reset (active LOW) shift register clock input storage register clock input output enable input (active LOW) serial data input supply voltage Rev. 01 — 29 May 2007 74LVC595A 74LVC595A terminal 1 index area ...

Page 5

... V < 3-state output HIGH or LOW state +125 C amb derates linearly with 8 mW/K. tot derates linearly with 5.5 mW/K. tot derates linearly with 4.5 mW/K. tot Rev. 01 — 29 May 2007 74LVC595A Min Max Unit 0.5 +6 [1] 0.5 +6 [1] 0.5 6.5 V [1] ...

Page 6

... Min 1.08 0.65 V 1.7 2 1. 2 2 3 3 Rev. 01 — 29 May 2007 74LVC595A Min Typ 1. +125 C [1] Typ Max Min - - 2 0.8 - ...

Page 7

... [2] Figure Figure Rev. 01 — 29 May 2007 74LVC595A + +125 C [1] Typ Max Min 500 - 5 amb Figure 13. ...

Page 8

... Figure Figure Figure Rev. 01 — 29 May 2007 74LVC595A Figure 13 + +125 C [1] Min Typ Max Min - 17.9 - 2.0 6.4 14.1 2.0 1.5 4.2 8.0 1.5 1.5 4.5 7.6 1.5 1.2 3.8 6.7 1 ...

Page 9

... [ 3.6 V [6] = GND and V = 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively. amb where Rev. 01 — 29 May 2007 74LVC595A Figure 13 + +125 C [1] Min Typ Max Min 1.5 0.2 - 2.0 1.5 0.1 - 2.0 1.5 0.1 - 2.0 1.0 0.2 - 1.5 5.0 2 ...

Page 10

... GND PLH Table GND GND PLH Table 8. Rev. 01 — 29 May 2007 74LVC595A t PHL mna557 1/f max t PHL mna558 © NXP B.V. 2007. All rights reserved ...

Page 11

... V M GND GND Table input M GND STCP input M GND outputs Table 8. Rev. 01 — 29 May 2007 74LVC595A mna560 001aaf571 © NXP B.V. 2007. All rights reserved ...

Page 12

... M GND t PLZ PHZ GND outputs enabled Table 8. Output 0 1.5 V Rev. 01 — 29 May 2007 74LVC595A V M mna561 t PZL PZH V M outputs outputs enabled disabled 001aae821 0. 0 © NXP B.V. 2007. All rights reserved. ...

Page 13

... PULSE DUT GENERATOR R T Load 2 2 Rev. 01 — 29 May 2007 74LVC595A EXT 001aae331 of the pulse generator EXT ...

Page 14

... 0.49 0.25 10.0 4.0 1.27 0.36 0.19 9.8 3.8 0.019 0.0100 0.39 0.16 0.244 0.05 0.014 0.0075 0.38 0.15 0.228 REFERENCES JEDEC JEITA MS-012 Rev. 01 — 29 May 2007 74LVC595A detail 6.2 1.0 0.7 1.05 0.25 0.25 5.8 0.4 0.6 0.039 0.028 0.041 0.01 0.01 0.016 ...

Page 15

... 2.5 scale (1) ( 0.30 0.2 5.1 4.5 0.65 0.19 0.1 4.9 4.3 REFERENCES JEDEC JEITA MO-153 Rev. 01 — 29 May 2007 74LVC595A detail 6.6 0.75 0.4 1 0.2 0.13 6.2 0.50 0.3 EUROPEAN ...

Page 16

... 2.5 scale (1) ( 3.6 2.15 2.6 1.15 0.5 2.5 3.4 1.85 2.4 0.85 REFERENCES JEDEC JEITA MO-241 - - - Rev. 01 — 29 May 2007 74LVC595A detail 0.5 0.05 0.1 0.1 0.05 0.3 EUROPEAN PROJECTION SOT763 ISSUE DATE 02-10-17 03-01-27 © NXP B.V. 2007. All rights reserved ...

Page 17

... Revision history Table 11. Revision history Document ID Release date 74LVC595A_1 20070529 74LVC595A_1 Product data sheet 8-bit serial-in/serial-out or parallel-out shift register; 3-state Data sheet status Change notice Product data sheet - Rev. 01 — 29 May 2007 74LVC595A Supersedes - © NXP B.V. 2007. All rights reserved ...

Page 18

... Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. http://www.nxp.com salesaddresses@nxp.com Rev. 01 — 29 May 2007 74LVC595A © NXP B.V. 2007. All rights reserved ...

Page 19

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2007. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com 74LVC595A All rights reserved. Date of release: 29 May 2007 Document identifier: 74LVC595A_1 ...

Related keywords