ADG431 Analog Devices, ADG431 Datasheet
ADG431
Available stocks
Related parts for ADG431
ADG431 Summary of contents
Page 1
... ADG432. The ADG433 has two switches with digital control logic similar to that of the ADG431 while the logic is inverted on the other two switches. Each switch conducts equally well in both directions when ON and has an input signal range which extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked ...
Page 2
... ADG431/ADG432/ADG433–SPECIFICATIONS Dual Supply (V = + Parameter ANALOG SWITCH Analog Signal Range vs Drift ON R Match ON LEAKAGE CURRENTS Source OFF Leakage I (OFF) S Drain OFF Leakage I (OFF) D Channel ON Leakage (ON DIGITAL INPUTS Input High Voltage, V INH ...
Page 3
... Power Dissipation NOTES 1 Temperature ranges are as follows: B Versions: – + Versions: – +125 C. 2 Guaranteed by design, not subject to production test. Specifications subject to change without notice. Truth Table (ADG431/ADG432) ADG431 In ADG432 REV 10%, GND = O V, unless otherwise noted) ...
Page 4
... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG431/ADG432/ADG433 features proprietary ESD protection circuitry, perma- nent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...
Page 5
... A +125 + 100nA Figure 5. Supply Current vs. Input Switching Frequency 0.04 0.02 0.00 –0.02 –0.04 –20 100 120 140 Figure 6. Leakage Currents as a Function of V –5– ADG431/ADG432/ADG433 +10V V = +12V ...
Page 6
... FREQUENCY – Hz Figure 8. Crosstalk vs. Frequency TRENCH ISOLATION In the ADG431A, ADG432A and ADG433A, an insulating oxide layer (trench) is placed between the NMOS and PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, the result being a completely latch-up proof switch. ...
Page 7
... OUT2 Test Circuit 5. Break-Before-Make Time Delay +15V + OUT 10nF V OUT V GND SS –15V Test Circuit 6. Charge Injection –7– ADG431/ADG432/ADG433 Test Circuit 3. On Leakage 3V 50% 50% 3V 50% 50% 90% 90 OFF 3V V 50% 50 ...
Page 8
... ADG431/ADG432/ADG433 +15V +5V 0 GND SS 0.1 F –15V Test Circuit 7. Off Isolation 16-Lead Cerdip (Q-16) 0.005 (0.13) MIN 0.080 (2.03) MAX 16 9 0.310 (7.87) 0.220 (5.59 PIN 1 0.060 (1.52) 0.840 (21.34) MAX 0.015 (0.38) 0.200 (5.08) MAX 0.150 (3.81) 0.200 (5.08) MIN 0.125 (3.18) SEATING 0.023 (0.58) 0.100 0.070 (1.78) PLANE (2 ...