CY2318ANZ Cypress Semiconductor, CY2318ANZ Datasheet

no-image

CY2318ANZ

Manufacturer Part Number
CY2318ANZ
Description
3.3V SDRAM Buffer for Desktop PCs with 4 DIMMs
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2318ANZPVC-1
Manufacturer:
CY
Quantity:
1 628
Part Number:
CY2318ANZPVC-1
Manufacturer:
CYP
Quantity:
20 000
Part Number:
CY2318ANZPVC-11
Manufacturer:
CY
Quantity:
16
Part Number:
CY2318ANZPVC-11
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Part Number:
CY2318ANZPVC-11
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY2318ANZPVC-11A
Manufacturer:
NEC
Quantity:
6 223
Part Number:
CY2318ANZPVC-11T
Manufacturer:
DALLAS
Quantity:
435
Part Number:
CY2318ANZPVC-11T
Manufacturer:
CY
Quantity:
1 848
Part Number:
CY2318ANZPVC-11T
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
www.DataSheet4U.com
DataSheet U .com
4
Cypress Semiconductor Corporation
Document #: 38-07181 Rev. *B
Features
• One input to 18 output buffer/driver
• Supports up to four SDRAM DIMMs
• Two additional outputs for feedback
• Serial interface for individual output control
• 150ps typical output-output skew
• Up to 100 MHz operation
• Dedicated OE pin for testing
• Space-saving 48-pin SSOP package
• 3.3V operation
Block Diagram
SCLOCK
BUF_IN
SDATA
OE
Serial Interface
Decoding
3901 North First Street
18 Output, 3.3V SDRAM Buffer for
SDRAM0
SDRAM1
SDRAM2
SDRAM3
SDRAM4
SDRAM5
SDRAM6
SDRAM7
SDRAM8
SDRAM9
SDRAM10
SDRAM11
SDRAM12
SDRAM13
SDRAM14
SDRAM15
SDRAM16
SDRAM17
Functional Description
The CY2318ANZ is a 3.3V buffer designed to distribute
high-speed clocks in PC applications. The part has 18 outputs,
16 of which can be used to drive up to four SDRAM DIMMs,
and the remaining can be used for external feedback to a PLL.
The device operates at 3.3V and outputs can run up to 100
MHz, thus making it compatible with Pentium II
The CY2318ANZ can be used in conjunction with the CY2280,
CY2281, CY2282 or similar clock synthesizer for a complete
Pentium II motherboard solution.
The CY2318ANZ also includes a serial interface which can
enable or disable each output clock. On power-up, all output
clocks are enabled (internal pull up). A separate Output
Enable pin facilitates testing on ATE.
Desktop PCs with 4 DIMMs
San Jose
SDRAM16
SDRAM0
SDRAM1
SDRAM2
SDRAM3
SDRAM4
SDRAM5
SDRAM6
SDRAM7
BUF_IN
SDATA
V
DDIIC
,
Pin Configuration
V
V
V
V
V
V
V
V
V
V
NC
NC
DD
DD
DD
DD
DD
CA 95134
SS
SS
SS
SS
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Top View
Revised January 19, 2005
SSOP
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
CY2318ANZ
408-943-2600
SDRAM9
SDRAM8
V
V
SDRAM17
V
V
SCLOCK
NC
NC
V
SDRAM15
SDRAM14
V
V
SDRAM13
SDRAM12
V
OE
V
SDRAM11
SDRAM10
V
V
SS
DD
SS
SSIIC
®
DD
SS
DD
SS
DD
SS
DD
processors.

Related parts for CY2318ANZ

CY2318ANZ Summary of contents

Page 1

... PLL. The device operates at 3.3V and outputs can run up to 100 MHz, thus making it compatible with Pentium II The CY2318ANZ can be used in conjunction with the CY2280, CY2281, CY2282 or similar clock synthesizer for a complete Pentium II motherboard solution. ...

Page 2

... Serial clock input SDRAM byte 0 clock outputs SDRAM byte 1 clock outputs SDRAM byte 2 clock outputs SDRAM byte 3 clock outputs SDRAM clock outputs usable for feedback Reserved for future modifications, do not connect in system (value > 100 kohms) SDRAM [0–17] Hi BUF_IN CY2318ANZ [1] [1] [1] Page ...

Page 3

... The Serial bits will be read by the clock driver in the following order: Byte 0 - Bits Byte 1 - Bits Byte N - Bits • Reserved and unused bits should be programmed to “0”. • Serial interface address for the CY2318ANZ is: • • ...

Page 4

... [ [ – [3] Unloaded outputs, 100 MHz Loaded outputs, 100 MHz [3] Unloaded outputs, 66.67 MHz Loaded outputs, 66.67 MHz BUF_IN = all other inputs at V /2. DD CY2318ANZ Min. Max. 3.135 3.465 0.05 50 Min. Max. 0.8 0.7 2.0 –10 10 100 –10 10 ...

Page 5

... Measured between 0.4V and 2.4V [3] Measured between 2.4V and 0.4V [3] All outputs equally loaded [3] Input edge greater than 1 V/ns [3] Input edge greater than 1 V/ns [3] Input edge greater than 1 V/ns [3] Input edge greater than 1 V/ 1.5V 1.5V 3.3V 2.4V 0. 1.5V CY2318ANZ Min. Typ. Max. Unit 100 MHz 45.0 50.0 55.0 % 0.9 1.5 4.0 V/ns 0.9 1.5 4.0 V/ns 150 250 ps 1.0 3.5 5 ...

Page 6

... Switching Waveforms SDRAM Buffer LH and HL Propagation Delay INPUT OUTPUT t 6 SDRAM Buffer Enable and Disable Times OE Three-State OUTPUTS t 8 Test Circuit Document #: 38-07181 Rev DataSheet U .com (continued Active 0.1 µF OUTPUTS GND CY2318ANZ CLK out C LOAD Page ...

Page 7

... Lead-free CY2318ANZOXC–11 CY2318ANZOXC–11T Document #: 38-07181 Rev DataSheet U .com Rs BUF_IN VDDIIC SDRAM[0:17] VssIIC SDATA SCLK CY2318ANZ: 48-pin SSOP Package Type 48-pin SSOP 48-pin SSOP - Tape and Reel 48-pin SSOP 48-pin SSOP- Tape and Reel CY2318ANZ +3.3V VDD 0.1 µF 0.1 µF Rs SDRAM[0:17] ...

Page 8

... The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. 4 DataSheet U .com 48-Lead Shrunk Small Outline Package O48 CY2318ANZ 51-85061-*C Page ...

Page 9

... Document History Page Document Title: CY2318ANZ 18 Output, 3.3V SDRAM Buffer for Desktop PCs with 4 DIMMs Document Number: 38-07181 Issue REV. ECN NO. ** 111857 12/09/01 *A 121833 12/14/02 *B 310577 See ECN Document #: 38-07181 Rev DataSheet U .com Orig. of Date Change DSG Change from Spec number: 38-00771 to 38-07181 ...

Related keywords