LM5101CMY/NOPB National Semiconductor, LM5101CMY/NOPB Datasheet
![IC DVR HALF-BRDG 100V 1A 8-EMSOP](/photos/7/37/73780/pkg_muy08a_sml.jpg)
LM5101CMY/NOPB
Specifications of LM5101CMY/NOPB
Related parts for LM5101CMY/NOPB
LM5101CMY/NOPB Summary of contents
Page 1
... Features ■ Drives both a high-side and low-side N-Channel MOSFETs ■ Independent high and low driver logic inputs Simplified Block Diagram © 2010 National Semiconductor Corporation LM5100A/B/C LM5101A/B/C ■ Bootstrap supply voltage up to 118V DC ■ Fast propagation times (25 ns typical) ■ ...
Page 2
Input/Output Options Part Number LM5100A LM5101A LM5100B LM5101B LM5100C LM5101C Connection Diagrams www.national.com Input Thresholds CMOS TTL CMOS TTL CMOS TTL 20203101 20203135 20203136 2 Peak Output Current 20203137 20203102 ...
Page 3
Ordering Information Ordering Number Package Type LM5100A/LM5101AM SOIC 8 LM5100A/LM5101AMX SOIC 8 LM5100A/LM5101AMR PSOP 8 LM5100A/LM5101AMRX PSOP 8 LM5100A /LM5101ASD LLP 10 LM5100A/LM5101ASDX LLP 10 LM5100B/LM5101BMA SOIC 8 LM5100B/LM5101BMAX SOIC 8 LM5100B/LM5101BSD LLP 10 LM5100B/LM5101BSDX LLP 10 LM5100C/LM5101CMA SOIC 8 ...
Page 4
Pin Descriptions Pin # SOIC-8 PSOP-8 LLP-8 LLP- ...
Page 5
... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. VDD to VSS Input LO Output HO Output VSS (Note VSS Electrical Characteristics Limits in standard type are for T = 25°C only; limits in boldface type apply over the junction temperature (T J +125° ...
Page 6
Symbol Parameter I Peak Pulldown Current LM5100A/LM5101A OLL Peak Pulldown Current LM5100B/LM5101B Peak Pulldown Current LM5100C/LM5101C THERMAL RESISTANCE θ Junction to Ambient JA Switching Characteristics Limits in standard type are for T = 25°C only; limits in boldface type apply ...
Page 7
Symbol Parameter t Minimum Input Pulse Width that Changes PW the Output t Bootstrap Diode Reverse Recovery Time I BS Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under ...
Page 8
LM5100A/B Frequency DD Operating Current vs Temperature Quiescent Current vs Supply Voltage www.national.com LM5101A/B/C I 20203109 I HB 20203111 Quiescent Current vs Temperature 20203118 8 vs Frequency DD 20203110 vs Frequency 20203114 20203119 ...
Page 9
Undervoltage Rising Thresholds vs Temperature Bootstrap Diode Forward Voltage LM5101A/B/C Input Threshold vs Temperature Undervoltage Threshold Hysteresis vs Temperature 20203122 LM5100A/B/C Input Threshold vs Temperature 20203115 LM5100A/B/C Input Threshold vs VDD 20203124 9 20203117 20203123 20203125 www.national.com ...
Page 10
LM5101A/B/C Input Threshold vs VDD LM5101A/B/C Propagation Delay vs Temperature LO & HO Gate Drive - Low Level Output Voltage vs Temperature www.national.com LM5100A/B/C Propagation Delay vs Temperature 20203126 LO & HO Gate Drive - High Level Output Voltage vs ...
Page 11
LO & HO Gate Drive - Output Low Voltage vs VDD Timing Diagram 20203132 FIGURE 2. 11 20203104 www.national.com ...
Page 12
Layout Considerations The optimum performance of high and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized. 1. Low ESR / ESL capacitors must be connected close to the IC, between ...
Page 13
Power Dissipation Considerations The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver losses are related to the switching frequency (f), output load capac- itance on LO and HO ...
Page 14
Physical Dimensions Controlling dimension is inch. Values are millimeters. Notes: Unless otherwise specified. 1. Standard lead finish to be 200 microinches/5.08 micrometers minimum lead/tin (solder) on copper. 2. Dimension does not include mold flash. Reference JEDEC ...
Page 15
... Notes: Unless otherwise specified. 1. For solder thickness and composition, see “Solder Information” in the packaging section of the National Semiconductor web page (www.national.com). 2. Maximum allowable metal burr on lead tips at the package edges is 76 microns JEDEC registration as of May 2003. LLP-8 Outline Drawing ...
Page 16
Outline Drawing NS Package Number MUY08A 16 ...
Page 17
Notes 17 www.national.com ...
Page 18
... For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...