x93256 Intersil Corporation, x93256 Datasheet
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
x93256
Available stocks
Related parts for x93256
x93256 Summary of contents
Page 1
... V (Ground March 24, 2006 DESCRIPTION The Intersil X93256 is a dual digitally controlled potentiometer (XDCP). The device consists of two resistor arrays, wiper switches, a control section, and nonvolatile memory. The wiper positions are controlled by individual Up/Down interfaces. A potentiometer is implemented by a resistor array composed of 31 resistive elements and a wiper switching network ...
Page 2
... X93256UV14IZ-2.7* X93256UZG (Note) X93256WV14I-2.7* X93256WVG X93256WV14IZ-2.7* X93256WZG (Note) *Add "T1" suffix for tape and reel. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020 ...
Page 3
... U/D input Chip Select 1 (CS 1 value is stored in nonvolatile memory when CS the store operation is complete, the first potentiometer of the X93256 will be placed in the low power standby mode until the first potentiometer is selected once again. 4 INC Increment 2 (INC 2 second potentiometer and either increment or decrement the counter in the direction indicated by the logic ...
Page 4
... Limits Min. Typ. 9.375 12.5 37 -120 3 ±35 10/10/25 H(n+1) /31. TOT must not decrease by more than 150mV from it’s initial value. CC Supply Voltage ( 2.7V ± 5.5% X93256 Max. Unit Test Conditions/Notes 15.625 kΩ W option (5) (5) 62.5 kΩ U option V V (5) CC (7) (5) (6) = 50kΩ TOTAL ...
Page 5
... ENDURANCE AND DATA RETENTION Parameter Minimum endurance Data retention Test Circuit #1 Test Point A.C. CONDITIONS OF TEST Input pulse levels Input rise and fall times 10ns Input reference levels 1.5V 5 X93256 Limits (4) Min. Typ. Max. 50 250 200 300 600 1400 1 4 ±1 60 100 150 ...
Page 6
... Store cycle WR POWER UP AND DOWN REQUIREMENTS There are no restrictions on the power-up or power-down conditions of V pins provided that V is always more positive than or equal always in effect. A.C. TIMING INC t U/D 6 X93256 Min. 100 100 100 250 10 2 0.2 and CYC t t ...
Page 7
... L of the terminal in relation to wiper movement direction selected by the U/D input per potentiometer The R pin of the X93256 is the wiper terminal of the W potentiometer which is equivalent to the movable terminal of a mechanical potentiometer Up/Down (U/D) The U/D input controls the direction of a single potentiometer’s wiper movement and whether the counter is incremented or decremented ...
Page 8
... When left open, each CS pin is internally pulled internal 30K resistor. CC The system may select the X93256, move any wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as described above and once the new position is reached, the system must keep INC LOW while taking CS HIGH ...
Page 9
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 9 X93256 FN8188.1 March 24, 2006 ...