AT89LP4052-20SU Atmel, AT89LP4052-20SU Datasheet - Page 49

• Manufacturer Part Number: AT89LP4052-20SU
• Description: IC 8051 MCU FLASH 4K 20SOIC
• Manufacturer: Atmel
• Series: 89LPr

Specifications of AT89LP4052-20SU

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 15
• Program Memory Size: 4KB (4K x 8)
• Program Memory Type: FLASH
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.4 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 20-SOIC (7.5mm Width)
• Processor Series: AT89x
• Core: 8051
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Interface Type: SPI/UART
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 15
• Number Of Timers: 2
• Operating Supply Voltage: 2.4 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Development Tools By Supplier: AT89ISP
• Minimum Operating Temperature: - 40 C
• Package: 20SOIC W
• Device Core: 8051
• Family Name: AT89
• Maximum Speed: 20 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

20. Analog Comparator
20.1
3547J–MICRO–10/09
Comparator Interrupt with Debouncing
A single analog comparator is provided on the AT89LP2052/LP4052. Comparator operation is
such that the output is a logic “1” when the positive input AIN0 (P1.0) is greater than the negative
input AIN1 (P1.1). Otherwise, the output is a zero. Setting the CEN bit in ACSR enables the
comparator. When the comparator is first enabled, the comparator output and interrupt flag are
guaranteed to be stable only after 10 µs. The corresponding comparator interrupt should not be
enabled during that time, and the comparator interrupt flag must be cleared before the interrupt
is enabled in order to prevent an immediate interrupt service. Before enabling the comparator
the analog inputs should be tri-stated by putting P1.0 and P1.1 into input-only mode. See
tion 15.5 “Port 1 Analog Functions” on page
The comparator output is internally tied to the P3.6 pin. Instructions which read the pins of P3
will also read the comparator output directly. Read-Modify-Write instructions or Write instructions
to P3.6 will access bit 6 of the Port 3 register without affecting the comparator.
The comparator may be configured to cause an interrupt under a variety of output value condi-
tions by setting the CM bits in ACSR. The comparator interrupt flag CF in ACSR is set whenever
the comparator output matches the condition specified by CM. The flag may be polled by soft-
ware or may be used to generate an interrupt and must be cleared by software. The EC bit in IE
must be set before CF will generate an interrupt.
The comparator output is sampled every clock cycle. The conditions on the analog inputs may
be such that the comparator output will toggle excessively. This is especially true if applying slow
moving analog inputs. Three debouncing modes are provided to filter out this noise. In debounc-
ing mode, the comparator uses Timer 1 to modulate its sampling time. When a relevant
transition occurs, the comparator waits until two Timer 1 overflows have occurred before resam-
pling the output. If the new sample agrees with the expected value, CF is set. Otherwise the
event is ignored. The filter may be tuned by adjusting the time-out period of Timer 1. Because
Timer 1 is free running, the debouncer must wait for two overflows to guarantee that the sam-
pling delay is at least 1 time-out period. Therefore after the initial edge event, the interrupt may
occur between 1 and 2 time-out periods later. See
By default the comparator is disabled during Idle mode. To allow the comparator to function dur-
ing Idle, the CIDL bit in ACSR must be set. When CIDL is set, the comparator can be used to
wake-up the CPU from Idle if the comparator interrupt is enabled. The comparator is always dis-
abled during Power-down mode.
Figure 20-1. Negative Edge with Debouncing Example
Timer 1 Overflow
Comparator Out
CF
Start
Compare
22.
Figure
Start
AT89LP2052/LP4052
20-1.
Compare
Sec-
49