ATTINY84V-10MU Atmel, ATTINY84V-10MU Datasheet
ATTINY84V-10MU
Specifications of ATTINY84V-10MU
Related parts for ATTINY84V-10MU
ATTINY84V-10MU Summary of contents
Page 1
Features • High Performance, Low Power AVR • Advanced RISC Architecture – 120 Powerful Instructions – Most Single Clock Cycle Execution – General Purpose Working Registers – Fully Static Operation • Non-Volatile Program and Data Memories – ...
Page 2
Pin Configurations Figure 1-1. Pinout ATtiny24/44/84 (PCINT8/XTAL1/CLKI) PB0 (PCINT9/XTAL2) PB1 (PCINT11/RESET/dW) PB3 (PCINT10/INT0/OC0A/CKOUT) PB2 (PCINT7/ICP/OC0B/ADC7) PA7 (PCINT6/OC1A/SDA/MOSI/DI/ADC6) PA6 (ADC4/USCK/SCL/T1/PCINT4) PA4 (ADC3/T0/PCINT3) PA3 (ADC2/AIN1/PCINT2) PA2 (ADC1/AIN0/PCINT1) PA1 (ADC0/AREF/PCINT0) PA0 NOTE Bottom pad should be soldered to ground. DNC: Do Not ...
Page 3
Port B also serves the functions of various special features of the ATtiny24/44/84 as listed in Section 10.2 “Alternate Port Functions” on page 1.1.4 RESET Reset input. A low level on this pin for longer than the minimum pulse length ...
Page 4
Overview ATtiny24/44/ low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny24/44/84 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize ...
Page 5
... The device is manufactured using Atmel’s high density non-volatile memory technology. The on- chip ISP Flash allows the Program memory to be re-programmed in-system through an SPI serial interface conventional non-volatile memory programmer on-chip boot code running on the AVR core ...
Page 6
... About 3.1 Resources A comprehensive set of drivers, application notes, data sheets and descriptions on development tools are available for download at http://www.atmel.com/avr. 3.2 Code Examples This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation ...
Page 7
Register Summary Address Name Bit 7 0x3F (0x5F) SREG I 0x3E (0x5E) SPH – 0x3D (0x5D) SPL SP7 0x3C (0x5C) OCR0B 0x3B (0x5B) GIMSK – 0x3A (0x5A GIFR – 0x39 (0x59) TIMSK0 – 0x38 (0x58) TIFR0 0x37 (0x57) SPMCSR ...
Page 8
Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written. 2. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI ...
Page 9
Instruction Set Summary Mnemonics Operands ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K Subtract ...
Page 10
Mnemonics Operands ROR Rd Rotate Right Through Carry ASR Rd Arithmetic Shift Right SWAP Rd Swap Nibbles BSET s Flag Set BCLR s Flag Clear BST Rr, b Bit Store from Register to T BLD Rd, b Bit load from ...
Page 11
... All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazard- ous Substances (RoHS). 3. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering informa- tion and minimum quantities. ...
Page 12
... All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazard- ous Substances (RoHS). 3. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering informa- tion and minimum quantities. ...
Page 13
... Wide, Plastic Dual Inline Package (PDIP) 20M1 20-pad 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) 8006KS–AVR–10/10 (1) Ordering Code Package ATtiny84V-10SSU 14S1 ATtiny84V-10SSUR 14S1 ATtiny84V-10PU 14P3 ATtiny84V-10MU 20M1 ATtiny84V-10MUR 20M1 ATtiny84-20SSU 14S1 ATtiny84-20SSUR 14S1 ATtiny84-20PU 14P3 ATtiny84-20MU 20M1 ATtiny84-20MUR 20M1 Package Type ATtiny24/44/84 (2) ...
Page 14
Packaging Information 7.1 20M1 D 1 Pin TOP VIEW D2 Pin #1 Notch (0. BOTTOM VIEW Reference JEDEC Standard MO-220, Fig. 1 (SAW Singulation) WGGD-5. Note: 2325 Orchard Parkway San Jose, CA 95131 ...
Page 15
A SEATING PLANE Notes: 1. This package conforms to JEDEC reference MS-001, Variation AA. 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm ...
Page 16
Top View Side View Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-012, Variation AB for additional information. 2. Dimension D does not include mold Flash, protrusions or gate burrs. ...
Page 17
Errata The revision letters in this section refer to the revision of the corresponding ATtiny24/44/84 device. 8.1 ATtiny24 8.1.1 Rev. D – known errata. 8.1.2 Rev. C • Reading EEPROM when system clock frequency is below 900 ...
Page 18
ATtiny44 8.2.1 Rev. B – known errata. 8.2.2 Rev. A • Reading EEPROM when system clock frequency is below 900 kHz may not work 1. Reading EEPROM when system clock frequency is below 900 kHz may not ...
Page 19
ATtiny84 8.3.1 Rev. A – known errata. 8006KS–AVR–10/10 ATtiny24/44/84 19 ...
Page 20
Datasheet Revision History Please note that the referring page numbers refer to the complete document. 9.1 Rev K. - 10/10 1. Added note for Internal 1.1V Reference in 2. Added tape & reel in 3. Updated last page. 9.2 ...
Page 21
Rev G. 01/08 1. Updated sections: – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – ...
Page 22
Store Program Memory Control and Status Register” on page 157 – “Register Summary” on page 213 3. Updated Figures: – “Reset Logic” on page 39 – “Watchdog Reset During Operation” on page 42 – “Compare Match Output ...
Page 23
Updated code examples in sections: – – 7. Updated “Ordering Information” in: – 9.6 Rev ...
Page 24
Updated bit5 name in 7. Updated bit5 in 8. Updated 9. Updated step 5 in 9.7 Rev E. 09/06 1. All characterization data moved to 2. All Register Descriptions gathered up in separate sections at the end of each ...
Page 25
Rev A. 12/05 Initial revision. 8006KS–AVR–10/10 Updated DC Characteristics in “Electrical Characteristics” on page Updated “Typical Characteristics” on page Updated “Errata” on page 223. ATtiny24/44/84 174. 185. 25 ...
Page 26
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...