PIC24HJ12GP202-I/SO Microchip Technology, PIC24HJ12GP202-I/SO Datasheet - Page 39

IC PIC MCU FLASH 4KX24 28SOIC

PIC24HJ12GP202-I/SO

Manufacturer Part Number
PIC24HJ12GP202-I/SO
Description
IC PIC MCU FLASH 4KX24 28SOIC
Manufacturer
Microchip Technology
Series
PIC® 24Hr

Specifications of PIC24HJ12GP202-I/SO

Program Memory Type
FLASH
Program Memory Size
12KB (4K x 24)
Package / Case
28-SOIC (7.5mm Width)
Core Processor
PIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
21
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 10x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC24HJ
Core
PIC
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
I2C/SPI/UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
21
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120
Minimum Operating Temperature
- 40 C
On-chip Adc
10-ch x 10-bit or 10-ch x 12-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164339 - MODULE SKT FOR PM3 28SOICDV164033 - KIT START EXPLORER 16 MPLAB ICD2
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC24HJ12GP202-I/SO
Manufacturer:
MICROCHIP
Quantity:
187
4.4
The PIC24HJ12GP201/202 architecture uses a 24-bit-
wide program space and a 16-bit-wide data space. The
architecture is also a modified Harvard scheme, mean-
ing that data can also be present in the program space.
To use this data successfully, it must be accessed in a
way that preserves the alignment of information in both
spaces.
Aside from normal execution, the PIC24HJ12GP201/
202 architecture provides two methods by which
program space can be accessed during operation:
• Using table instructions to access individual bytes
• Remapping a portion of the program space into
Table instructions allow an application to read or write
to small areas of the program memory. This capability
makes the method ideal for accessing data tables that
need to be updated periodically. It also allows access
to all bytes of the program word. The remapping
method allows an application to access a large block of
data on a read-only basis, which is ideal for look ups
from a large table of static data. The application can
only access the lsw of the program word.
TABLE 4-23:
© 2009 Microchip Technology Inc.
Instruction Access
(Code Execution)
TBLRD/TBLWT
(Byte/Word Read/Write)
Program Space Visibility
(Block Remap/Read)
Note 1:
or words anywhere in the program space
the data space (Program Space Visibility)
Access Type
Interfacing Program and Data
Memory Spaces
Data EA<15> is always ‘1’ in this case, but is not used in calculating the program space address. Bit 15 of
the address is PSVPAG<0>.
PROGRAM SPACE ADDRESS CONSTRUCTION
User
User
Configuration
User
Access
Space
Preliminary
<23>
0
0
0
TBLPAG<7:0>
TBLPAG<7:0>
0xxx xxxx
1xxx xxxx
PIC24HJ12GP201/202
0xx
4.4.1
Since the address ranges for the data and program
spaces are 16 and 24 bits, respectively, a method is
needed to create a 23-bit or 24-bit program address
from 16-bit data registers. The solution depends on the
interface method to be used.
For table operations, the 8-bit Table Page register
(TBLPAG) is used to define a 32K word region within
the program space. This is concatenated with a 16-bit
EA to arrive at a full 24-bit program space address. In
this format, the MSb of TBLPAG is used to determine if
the operation occurs in the user memory (TBLPAG<7>
= 0) or the configuration memory (TBLPAG<7> = 1).
For remapping operations, the 8-bit Program Space
Visibility register (PSVPAG) is used to define a
16K word page in the program space. When the MSb
of the EA is ‘1’, PSVPAG is concatenated with the lower
15 bits of the EA to form a 23-bit program space
address. Unlike table operations, this limits remapping
operations strictly to the user memory area.
Table 4-23 and Figure 4-5 show how the program EA is
created for table operations and remapping accesses
from the data EA.
<22:16>
xxxx xxxx
PSVPAG<7:0>
xxxx
Program Space Address
ADDRESSING PROGRAM SPACE
xxxx
PC<22:1>
xxxx xxxx xxxx xxxx
xxxx xxxx xxxx xxxx
<15>
xxxx
xxx xxxx xxxx xxxx
Data EA<15:0>
Data EA<15:0>
xxxx xxx0
<14:1>
Data EA<14:0>
DS70282D-page 37
(1)
<0>
0

Related parts for PIC24HJ12GP202-I/SO