PIC16F872-I/SO Microchip Technology, PIC16F872-I/SO Datasheet - Page 164

• Manufacturer Part Number: PIC16F872-I/SO
• Description: IC MCU FLASH 2KX14 EE 28SOIC
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16F872-I/SO

• Program Memory Type: FLASH
• Program Memory Size: 3.5KB (2K x 14)
• Package / Case: 28-SOIC (7.5mm Width)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: I²C, SPI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 22
• Eeprom Size: 64 x 8
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 5.5 V
• Data Converters: A/D 5x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC16F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 128 B
• Interface Type: I2C/SPI/SSP
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 22
• Number Of Timers: 3
• Operating Supply Voltage: 4 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163022
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 5-ch x 10-bit
• Package: 28SOIC W
• Device Core: PIC
• Family Name: PIC16
• Maximum Speed: 20 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: XLT28SO-1 - SOCKET TRANSITION 28SOIC 300MIL309-1073 - ADAPTER 28-SOIC TO 28-SOIC309-1024 - ADAPTER 28-SOIC TO 28-DIP309-1023 - ADAPTER 28-SOIC TO 28-DIP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC16F872
Timing Parameter Symbology ......................................... 126
TMR0 Register .............................................................. 9
TMR1CS bit ....................................................................... 39
TMR1H Register .................................................................. 9
TMR1L Register ................................................................... 9
TMR1ON bit ....................................................................... 39
TMR2 Register ..................................................................... 9
TOUTPS3:TOUTPS0 bits .................................................. 43
TRISA Register .................................................................. 10
TRISB Register .................................................................. 10
TRISC Register .................................................................. 10
DS30221B-page 162
Bus Collision During START Condition
Bus Collision During START Condition
Capture/Compare/PWM .......................................... 131
CLKOUT and I/O ..................................................... 128
External Clock .......................................................... 127
First START Bit Timing .............................................. 65
I
I
I
I
I
Master Mode Transmit Clock Arbitration ................... 72
Power-up Timer ....................................................... 129
Repeat START Condition .......................................... 66
RESET ..................................................................... 129
Slave Mode General Call Address Sequence
Slow Rise Time (MCLR Tied to V
SPI Master Mode ....................................................... 56
SPI Master Mode (CKE = 0, SMP = 0) .................... 132
SPI Master Mode (CKE = 1, SMP = 1) .................... 132
SPI Slave Mode (CKE = 0) ............................... 57
SPI Slave Mode (CKE = 1) ............................... 57
Start-up Timer .......................................................... 129
STOP Condition Receive or Transmit Mode .............. 72
Time-out Sequence on Power-up .............................. 96
Time-out Sequence on Power-up
Time-out Sequence on Power-up
Timer0 ...................................................................... 130
Timer1 ...................................................................... 130
Wake-up from SLEEP via Interrupt .......................... 101
Watchdog Timer ...................................................... 129
2
2
2
2
2
C Bus Data ............................................................ 135
C Bus START/STOP Bits ...................................... 134
C Master Mode Transmission ................................. 68
C Mode (7-bit Reception) ................................. 60
C Mode (7-bit Transmission) ................................... 61
Case 1 ............................................................... 95
Case 2 ............................................................... 96
(SCL = 0) ................................................... 75
(SDA Only) ................................................ 74
(7 or 10-bit Mode) ...................................... 61
Via RC Network) ........................................ 96
(MCLR Not Tied to V
(MCLR Tied to V
DD
Via RC Network) ........ 95
DD
DD
)
,
,
,
,
133
133
70
11
U
UA Bit
W
Wake-up from SLEEP ...............................................87
Wake-Up Using Interrupts ............................................... 100
Watchdog Timer (WDT) ..............................................87
WCOL ................................................................................ 65
WCOL Bit .......................................................................... 53
WCOL Status Flag ........................................ 65
Write Collision Detect Bit (WCOL) ..................................... 53
Write Verify
WWW, On-Line Support ...................................................... 2
Update Address Bit (UA) ........................................... 52
Interrupts ................................................................... 93
MCLR Reset .............................................................. 93
WDT Reset ................................................................ 93
Enable (WDTE Bit) .................................................... 99
Postscaler. See Postscaler, WDT
Programming Considerations .................................... 99
RC Oscillator ............................................................. 99
Time-out Period ......................................................... 99
WDT Reset, Normal Operation ...........................91
WDT Reset, SLEEP ............................................91
WDT Reset, Wake-up ............................................... 93
Data EEPROM and FLASH Program Memory .......... 27
2002 Microchip Technology Inc.
,
67
,
69
,
,
,
,
,
100
99
93
93
71