PIC16C64A-04/P Microchip Technology, PIC16C64A-04/P Datasheet - Page 101

IC MCU OTP 2KX14 PWM 40DIP

PIC16C64A-04/P

Manufacturer Part Number
PIC16C64A-04/P
Description
IC MCU OTP 2KX14 PWM 40DIP
Manufacturer
Microchip Technology
Series
PIC® 16Cr

Specifications of PIC16C64A-04/P

Core Size
8-Bit
Program Memory Size
3.5KB (2K x 14)
Core Processor
PIC
Speed
4MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
33
Program Memory Type
OTP
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
40-DIP (0.600", 15.24mm)
Controller Family/series
PIC16C
No. Of I/o's
33
Ram Memory Size
128Byte
Cpu Speed
4MHz
No. Of Timers
3
No. Of Pwm Channels
1
Embedded Interface Type
I2C, SPI
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
444-1001 - DEMO BOARD FOR PICMICRO MCU
Eeprom Size
-
Data Converters
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
PIC16C64A-04/PR
PIC16C64A-04/PR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16C64A-04/P
Manufacturer:
NXP
Quantity:
101
Part Number:
PIC16C64A-04/PQ
Manufacturer:
MICROCHIP
Quantity:
1 500
Part Number:
PIC16C64A-04/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C64A-04/PQ
Manufacturer:
MICROCH
Quantity:
20 000
Part Number:
PIC16C64A-04/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
11.5.1.2
When the R/W bit of the address byte is clear and an
address match occurs, the R/W bit of the SSPSTAT reg-
ister is cleared. The received address is loaded into the
SSPBUF register.
When the address byte overflow condition exists, then
no acknowledge (ACK) pulse is given. An overflow con-
dition is defined as either bit BF (SSPSTAT<0>) is set
or bit SSPOV (SSPCON<6>) is set.
FIGURE 11-25: I
SDA
SCL
SSPIF (PIR1<3>)
1997 Microchip Technology Inc.
BF (SSPSTAT<0>)
SSPOV (SSPCON<6>)
S
RECEPTION
A7 A6 A5 A4 A3 A2 A1
1
2
Receiving Address
2
3
C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)
4
5
Applicable Devices
61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67
6
7
R/W=0
8
ACK
9
D7
1
D6
2
SSPBUF register is read
Receiving Data
D5
3
Cleared in software
D4
Bit SSPOV is set because the SSPBUF register is still full.
4
D3
5
D2
6
An SSP interrupt is generated for each data transfer
byte. Flag bit SSPIF (PIR1<3>) must be cleared in soft-
ware. The SSPSTAT register is used to determine the
status of the byte.
D1
7
D0
8
ACK
9
D7
1
D6
2
D5
Receiving Data
3
D4
4
ACK is not sent.
D3
5
PIC16C6X
D2
6
D1
7
DS30234D-page 101
D0
8
ACK
9
Bus Master
terminates
transfer
P

Related parts for PIC16C64A-04/P