PIC18F2685-I/SP Microchip Technology, PIC18F2685-I/SP Datasheet - Page 132

• Manufacturer Part Number: PIC18F2685-I/SP
• Description: IC PIC MCU FLASH 48KX16 28-DIP
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F2685-I/SP

• Program Memory Type: FLASH
• Program Memory Size: 96KB (48K x 16)
• Package / Case: 28-DIP (0.300", 7.62mm)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: CAN, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, HLVD, POR, PWM, WDT
• Number Of I /o: 25
• Eeprom Size: 1K x 8
• Ram Size: 3.25K x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 3.25 KB
• Interface Type: EUSART/I2C/MSSP/SPI
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 28
• Number Of Timers: 4
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DV164136
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Package: 28SPDIP
• Device Core: PIC
• Family Name: PIC18
• Maximum Speed: 40 MHz
• Operating Supply Voltage: 5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: DVA18XP280 - DEVICE ADAPTER 18F2220 PDIP 28LD
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC18F2682/2685/4682/4685
TABLE 10-1:
DS39761C-page 132
RA0/AN0/CV
RA1/AN1
RA2/AN2/V
RA3/AN3/V
RA4/T0CKI
RA5/AN4/SS/HLVDIN RA5
OSC2/CLKO/RA6
OSC1/CLKI/RA7
Legend:
Note 1:
Pin Name
REF
REF
OUT = Output; IN = Input; ANA = Analog Signal; DIG = Digital Output; ST = Schmitt Buffer Input; TTL = TTL Buffer Input
This bit is unimplemented on PIC18F2682/2685 devices.
REF
-
+
PORTA I/O SUMMARY
RA0
AN0
CV
RA1
AN1
RA2
AN2
V
RA3
AN3
V
RA4
T0CKI
AN4
SS
HLVDIN
OSC2
CLKO
RA6
OSC1
CLKI
RA7
Function
REF
REF
REF
-
+
(1)
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
I/O
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
TRIS
0
1
1
x
0
1
1
0
1
1
1
0
1
1
1
0
1
1
0
1
1
1
1
x
x
0
1
x
x
0
1
Buffer
ANA
ANA
ANA
ANA
ANA
ANA
ANA
ANA
ANA
ANA
ANA
ANA
DIG
TTL
DIG
TTL
DIG
TTL
DIG
TTL
DIG
TTL
DIG
TTL
TTL
DIG
DIG
TTL
DIG
TTL
ST
LATA<0> data output.
PORTA<0> data input.
A/D input channel 0. Enabled on POR, this analog input overrides the
digital input (read as clear – low level).
Comparator voltage reference analog output. Enabling this analog
output overrides the digital I/O (read as clear – low level).
LATA<1> data output.
PORTA<1> data input.
A/D input channel 1. Enabled on POR, this analog input overrides the
digital input (read as clear – low level).
LATA<2> data output.
PORTA<2> data input.
A/D input channel 2. Enabled on POR, this analog input overrides the
digital input (read as clear – low level).
A/D and comparator negative voltage analog input.
LATA<3> data output.
PORTA<3> data input.
A/D input channel 3. Enabled on POR, this analog input overrides the
digital input (read as clear – low level).
A/D and comparator positive voltage analog input.
LATA<4> data output.
PORTA<4> data input.
Timer0 clock input.
LATA<5> data output.
PORTA<5> data input.
A/D input channel 4. Enabled on POR, this analog input overrides the
digital input (read as clear – low level).
Slave select input for MSSP.
High/Low-Voltage Detect external trip point input.
Output connection, selected by FOSC3:FOSC0 Configuration bits.
Enabling OSC2 overrides digital I/O.
Output connection, selected by FOSC3:FOSC0 Configuration bits.
Enabling CLKO overrides digital I/O (F
LATA<6> data output.
PORTA<6> data input.
Main oscillator input connection, determined by FOSC3:FOSC0
Configuration bits. Enabling OSC1 overrides digital I/O.
Main clock input connection, determined by FOSC3:FOSC0
Configuration bits. Enabling CLKI overrides digital I/O.
LATA<7> data output.
PORTA<7> data input.
Description
© 2009 Microchip Technology Inc.
OSC
/4).