PIC12C672-10I/MF Microchip Technology, PIC12C672-10I/MF Datasheet - Page 100

no-image

PIC12C672-10I/MF

Manufacturer Part Number
PIC12C672-10I/MF
Description
IC MCU OTP 2KX14 A/D 8DFN
Manufacturer
Microchip Technology
Series
PIC® 12Cr
Datasheets

Specifications of PIC12C672-10I/MF

Core Processor
PIC
Core Size
8-Bit
Speed
10MHz
Peripherals
POR, WDT
Number Of I /o
5
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
OTP
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
8-DFN
For Use With
AC164324 - MODULE SKT FOR MPLAB 8DFN/16QFNXLT08DFN2 - SOCKET TRANSITION ICE 14DIP/8DFNXLT08DFN - SOCKET TRANSITION ICE 8DFNAC164032 - ADAPTER PICSTART PLUS 8DFN/DIPAC124001 - MODULE SKT PROMATEII 8DIP/SOIC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Connectivity
-
Other names
PIC12C67210I/MF
PICmicro MID-RANGE MCU FAMILY
6.2.4.1
6.2.5
DS31006A-page 6-6
Computed GOTO
Stack
A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).
When doing a table read using a computed GOTO method, care should be exercised if the table
location crosses a PCL memory boundary (each 256 byte block).
The stack allows a combination of up to 8 program calls and interrupts to occur. The stack con-
tains the return address from this branch in program execution.
Mid-Range MCU devices have an 8-level deep x 13-bit wide hardware stack. The stack space is
not part of either program or data space and the stack pointer is not readable or writable. The PC
is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch.
The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH
is not modified when the stack is PUSHed or POPed.
After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored
from the first push. The tenth push overwrites the second push (and so on). An example of the
overwriting of the stack is shown in
Figure 6-3: Stack Modification
Note:
Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.
Note 2: There are no instructions/mnemonics called PUSH or POP. These are actions that
Any write to the Program Counter (PCL), will cause the lower five bits of the PCLATH
to be loaded into PCH.
occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions,
or the vectoring to an interrupt address.
Push1 Push9
Push2 Push10
Push3
Push4
Push5
Push6
Push7
Push8
STACK
Figure
6-3.
Top of STACK
1997 Microchip Technology Inc.

Related parts for PIC12C672-10I/MF