PIC16F88-E/P Microchip Technology, PIC16F88-E/P Datasheet - Page 460

IC MCU FLASH 4KX14 EEPROM 18DIP

PIC16F88-E/P

Manufacturer Part Number
PIC16F88-E/P
Description
IC MCU FLASH 4KX14 EEPROM 18DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr

Specifications of PIC16F88-E/P

Core Size
8-Bit
Program Memory Size
7KB (4K x 14)
Core Processor
PIC
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
368 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 7x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
18-DIP (0.300", 7.62mm)
Controller Family/series
PIC16F
No. Of I/o's
16
Eeprom Memory Size
256Byte
Ram Memory Size
368Byte
Cpu Speed
20MHz
No. Of Timers
3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
ACICE0202 - ADAPTER MPLABICE 18P 300 MIL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
PICmicro MID-RANGE MCU FAMILY
25.1
DS31025A-page 25-2
Introduction
The LCD module generates the timing control to drive a static or multiplexed LCD panel, with
support for up to 32 segments multiplexed with up to four commons. It also provides control of
the LCD pixel data.
The interface to the module consists of three control registers (LCDCON, LCDSE, and LCDPS)
used to define the timing requirements of the LCD panel and up to 16 LCD data registers
(LCD00-LCD15) that represent the array of the pixel data. In normal operation, the control regis-
ters are configured to match the LCD panel being used. Primarily, the initialization information
consists of selecting the number of commons and segments required by the LCD panel, and then
specifying the LCD Frame clock rate to be used by the panel.
Once the module is initialized for the LCD panel, the individual bits of the LCD data registers are
cleared/set to represent a turned-on pixel respectively.
Once the module is configured, the LCDEN bit (LCDCON<7>) is used to enable or disable the
LCD module. The LCD panel can also operate during sleep by clearing the SLPEN bit
(LCDCON<6>).
Figure 25-1:
Internal RC osc
T1CKI
Fosc/4
Data Bus
LCD Module Block Diagram
Timing Control
LCDCON
LCDPS
LCDSE
32 x 4
Clock
Source
Select
and
Divide
RAM
LCD
COM3:COM0
MUX
128
32
to
SEG<31:0>
TO I/O PADS
1997 Microchip Technology Inc.
TO I/O PADS

Related parts for PIC16F88-E/P