PIC18F8722-E/PT Microchip Technology, PIC18F8722-E/PT Datasheet - Page 4

• Manufacturer Part Number: PIC18F8722-E/PT
• Description: IC PIC MCU FLASH 64KX16 80TQFP
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F8722-E/PT

• Core Size: 8-Bit
• Program Memory Size: 128KB (64K x 16)
• Oscillator Type: Internal
• Core Processor: PIC
• Speed: 25MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, HLVD, POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 3.8K x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 16x10b
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 80-TFQFP
• Controller Family/series: PIC18
• No. Of I/o's: 70
• Eeprom Memory Size: 1024Byte
• Ram Memory Size: 3936Byte
• Cpu Speed: 40MHz
• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 3936 B
• Interface Type: SPI, I2C, EUSART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 70
• Number Of Timers: 5
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DM183032, DM183022, DV164136
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 16 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: DV164136 - DEVELOPMENT KIT FOR PIC18XLT80PT3 - SOCKET TRAN ICE 80MQFP/TQFPAC164320 - MODULE SKT MPLAB PM3 80TQFPAC174011 - MODULE SKT PROMATEII 80TQFP
• Lead Free Status / Rohs Status: Details

PIC18F872X FAMILY
2.3
For PIC18F6622/8622 devices, the code memory
space extends from 000000h to 00FFFFh (64 Kbytes)
in four 16-Kbyte blocks. For PIC18F6527/8527
devices, the code memory space extends from
000000h to 00BFFFh (48 Kbytes) in three 16-Kbyte
blocks. Addresses, 0000h through 07FFh, however,
define a “Boot Block” region that is treated separately
from Block 0. All of these blocks define code protection
boundaries within the code memory space.
The size of the Boot Block in PIC18F6527/6622/8527/
8622 devices can be configured as 1, 2 or 4K words
(see Table 5-1). This is done through the BBSIZ<1:0>
bits in the Configuration register, CONFIG4L. It is
important to note that increasing the size of the Boot
Block decreases the size of Block 0.
FIGURE 2-3:
DS39643C-page 4
3FFFFFh
01FFFFh
Note:
000000h
200000h
*
Memory Maps
Sizes of memory areas are not to scale.
Boot Block size is determined by the BBSIZ<1:0> bits in CONFIG4L.
Unimplemented
Code Memory
Configuration
Read as ‘0’
and ID
Space
MEMORY MAP AND THE CODE MEMORY SPACE
FOR PIC18F6527/6622/8527/8622 DEVICES
(PIC18F6622/8622)
Unimplemented
Boot Block
64 Kbytes
Read ‘0’s
Block 0
Block 1
Block 2
Block 3
MEMORY SIZE/DEVICE
(PIC18F6527/8527)
TABLE 2-2:
Unimplemented
PIC18F6527
PIC18F8527
PIC18F6622
PIC18F8622
Boot Block
48 Kbytes
Read ‘0’s
Block 0
Block 1
Block 2
Device
IMPLEMENTATION OF CODE
MEMORY
000000h
0007FFh* or 000FFFh* or 001FFFh*
000800h* or 001000h* or 002000h*
003FFFh
004000h
007FFFh
008000h
00BFFFh
00C000h
00FFFFh
010000h
013FFFh
014000h
017FFFh
018000h
01BFFFh
01C000h
01FFFFh
Address
Range
© 2009 Microchip Technology Inc.
Code Memory Size (Bytes)
000000h-00BFFFh (48K)
000000h-00FFFFh (64K)