EP7309-CBZ Cirrus Logic Inc, EP7309-CBZ Datasheet - Page 17

• Manufacturer Part Number: EP7309-CBZ
• Description: IC ARM720T MCU 74MHZ 256-PBGA
• Manufacturer: Cirrus Logic Inc
• Series: EP7r

Specifications of EP7309-CBZ

• Core Size: 32-Bit
• Core Processor: ARM7
• Speed: 74MHz
• Connectivity: Codec, DAI, EBI/EMI, IrDA, Keypad, SPI/Microwire1, UART/USART
• Peripherals: LCD, LED, MaverickKey, POR, PWM
• Number Of I /o: 27
• Program Memory Type: ROMless
• Ram Size: 56K x 8
• Voltage - Supply (vcc/vdd): 2.3 V ~ 2.7 V
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 256-BGA
• Controller Family/series: (ARM7)
• No. Of I/o's: 27
• Ram Memory Size: 48KB
• Cpu Speed: 74MHz
• No. Of Timers: 2
• No. Of Pwm Channels: 2
• Digital Ic Case Style: BGA
• Embedded Interface Type: SSI, UART
• Rohs Compliant: Yes
• Processor Series: EP73xx
• Core: ARM720T
• Data Bus Width: 32 bit
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1211

Static Memory Single Write Cycle
DS507F1
E X P R D Y
E X P C L K
W R IT E
W O R D
W O R D
n M W E
H A L F -
n M O E
n C S
A
D
Note:
1. The cycle time can be extended by integer multiples of the clock period (22 ns at 45 MHz, 27 ns at 36 MHz, 54 ns at
18.432 MHz, and 77 ns at 13 MHz), by either driving EXPRDY low and/or by programming a number of wait states. EXPRDY is
sampled on the falling edge of EXPCLK before the data transfer. If low at this point, the transfer is delayed by one clock period
where EXPRDY is sampled again. EXPCLK need not be referenced when driving EXPRDY, but is shown for clarity.
2. Zero wait states for sequential writes is not permitted for memory devices which use nMWE pin, as this cannot be driven with
3. Address, Data, Halfword, Word, and Write hold state until next cycle.
valid timing under zero wait state conditions.
t
t
H W d
W D d
Figure 4. Static Memory Single Write Cycle Timing Measurement
t
t
t
EXs
C Sd
Ad
t
M W d
t
D v
©
Copyright Cirrus Logic, Inc. 2005
(All Rights Reserved)
t
EXh
t
M W h
High-Performance, Low-Power System on Chip
t
C Sh
EP7309
17