AT90S8515-8PI Atmel, AT90S8515-8PI Datasheet - Page 50

• Manufacturer Part Number: AT90S8515-8PI
• Description: IC MCU 8K FLSH 8MHZ IT 40DIP
• Manufacturer: Atmel
• Series: AVR® 90Sr

Specifications of AT90S8515-8PI

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 8KB (4K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 6 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 40-DIP (0.600", 15.24mm)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Data Converters: -

SPI Status Register – SPSR
50
AT90S8515
• Bit 5 – DORD: Data Order
When the DORD bit is set (one), the LSB of the data word is transmitted first.
When the DORD bit is cleared (zero), the MSB of the data word is transmitted first.
• Bit 4 – MSTR: Master/Slave Select
This bit selects Master SPI Mode when set (one), and Slave SPI Mode when cleared
(zero). If SS is configured as an input and is driven low while MSTR is set, MSTR will be
cleared and SPIF in SPSR will become set. The user will then have to set MSTR to re-
enable SPI Master Mode.
• Bit 3 – CPOL: Clock Polarity
When this bit is set (one), SCK is high when idle. When CPOL is cleared (zero), SCK is
low when idle. Refer to Figure 36 and Figure 37 for additional information.
• Bit 2 – CPHA: Clock Phase
Refer to Figure 36 or Figure 37 for the functionality of this bit.
• Bits 1, 0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0
These two bits control the SCK rate of the device configured as a master. SPR1 and
SPR0 have no effect on the slave. The relationship between SCK and the oscillator
clock frequency f
Table 16. Relationship between SCK and the Oscillator Frequency
• Bit 7 – SPIF: SPI Interrupt Flag
When a serial transfer is complete, the SPIF bit is set (one) and an interrupt is gener-
ated if SPIE in SPCR is set (one) and global interrupts are enabled. If SS is an input and
is driven low when the SPI is in Master Mode, this will also set the SPIF flag. SPIF is
cleared by hardware when executing the corresponding interrupt handling vector. Alter-
natively, the SPIF bit is cleared by first reading the SPI Status Register when SPIF is set
(one), then by accessing the SPI Data Register (SPDR).
• Bit 6 – WCOL: Write Collision Flag
The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer.
The WCOL bit (and the SPIF bit) are cleared (zero) by first reading the SPI Status Reg-
ister when WCOL is set (one), and then by accessing the SPI Data Register.
• Bits 5..0 – Res: Reserved Bits
These bits are reserved bits in the AT90S8515 and will always read as zero.
The SPI interface on the AT90S8515 is also used for program memory and EEPROM
downloading or uploading. See page 86 for serial programming and verification.
Bit
$0E ($2E)
Read/Write
Initial Value
SPR1
0
0
1
1
SPIF
R
7
0
cl
is shown in Table 16.
WCOL
R
6
0
SPR0
0
1
0
1
R
5
–
0
R
4
–
0
SCK Frequency
f
f
f
f
cl
cl
cl
cl
/
/
/
/
4
16
64
128
R
3
–
0
R
2
–
0
R
1
–
0
R
0
–
0
0841G–09/01
SPSR