ATMEGA8L-8MJ Atmel, ATMEGA8L-8MJ Datasheet - Page 148

• Manufacturer Part Number: ATMEGA8L-8MJ
• Description: IC MCU AVR 8K 5V 8MHZ 32-QFN
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA8L-8MJ

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 23
• Program Memory Size: 8KB (4K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

USART Register
Description
USART I/O Data
Register – UDR
USART Control and
Status Register A –
UCSRA
148
ATmega8(L)
The USART Transmit Data Buffer Register and USART Receive Data Buffer Registers share the
same I/O address referred to as USART Data Register or UDR. The Transmit Data Buffer Reg-
ister (TXB) will be the destination for data written to the UDR Register location. Reading the
UDR Register location will return the contents of the Receive Data Buffer Register (RXB).
For 5-bit, 6-bit, or 7-bit characters the upper unused bits will be ignored by the Transmitter and
set to zero by the Receiver.
The transmit buffer can only be written when the UDRE Flag in the UCSRA Register is set. Data
written to UDR when the UDRE Flag is not set, will be ignored by the USART Transmitter. When
data is written to the transmit buffer, and the Transmitter is enabled, the Transmitter will load the
data into the Transmit Shift Register when the Shift Register is empty. Then the data will be seri-
ally transmitted on the TxD pin.
The receive buffer consists of a two level FIFO. The FIFO will change its state whenever the
receive buffer is accessed. Due to this behavior of the receive buffer, do not use Read-Modify-
Write instructions (SBI and CBI) on this location. Be careful when using bit test instructions
(SBIC and SBIS), since these also will change the state of the FIFO.
• Bit 7 – RXC: USART Receive Complete
This flag bit is set when there are unread data in the receive buffer and cleared when the receive
buffer is empty (that is, does not contain any unread data). If the Receiver is disabled, the
receive buffer will be flushed and consequently the RXC bit will become zero. The RXC Flag can
be used to generate a Receive Complete interrupt (see description of the
Complete Interrupt Enable” on page
• Bit 6 – TXC: USART Transmit Complete
This flag bit is set when the entire frame in the Transmit Shift Register has been shifted out and
there are no new data currently present in the transmit buffer (UDR). The TXC Flag bit is auto-
matically cleared when a transmit complete interrupt is executed, or it can be cleared by writing
a one to its bit location. The TXC Flag can generate a Transmit Complete interrupt (see descrip-
tion of the
• Bit 5 – UDRE: USART Data Register Empty
The UDRE Flag indicates if the transmit buffer (UDR) is ready to receive new data. If UDRE is
one, the buffer is empty, and therefore ready to be written. The UDRE Flag can generate a Data
Register Empty interrupt (see description of the
Interrupt Enable” on page
UDRE is set after a reset to indicate that the Transmitter is ready.
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
“Bit 6 – TXCIE: TX Complete Interrupt Enable” on page
R/W
RXC
7
0
R
7
0
R/W
TXC
R/W
6
0
6
0
149).
UDRE
R/W
5
0
R
5
1
149).
R/W
FE
4
0
R
0
4
RXB[7:0]
TXB[7:0]
R/W
DOR
3
0
3
R
0
“Bit 5 – UDRIE: USART Data Register Empty
R/W
2
0
PE
R
2
0
R/W
U2X
R/W
1
0
1
0
149).
R/W
MPCM
R/W
0
0
0
0
“Bit 7 – RXCIE: RX
UDR (Read)
UDR (Write)
UCSRA
2486Z–AVR–02/11