ADUC842BCP62-3 Analog Devices Inc, ADUC842BCP62-3 Datasheet - Page 43

• Manufacturer Part Number: ADUC842BCP62-3
• Description: IC ADC/DAC 12BIT W/MCU 56-LFCSP
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC8xxr

Specifications of ADUC842BCP62-3

• Core Processor: 8052
• Core Size: 8-Bit
• Speed: 8.38MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: DMA, PSM, PWM, Temp Sensor, WDT
• Number Of I /o: 32
• Program Memory Size: 62KB (62K x 8)
• Program Memory Type: FLASH
• Ram Size: 2.25K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 56-LFCSP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

PWM Modes of Operation
Mode 0: PWM Disabled
The PWM is disabled allowing P2.6 and P2.7 to be used as
normal.
Mode 1: Single Variable Resolution PWM
In Mode 1, both the pulse length and the cycle time (period) are
programmable in user code, allowing the resolution of the
PWM to be variable.
PWM1H/L sets the period of the output waveform. Reducing
PWM1H/L reduces the resolution of the PWM output but
increases the maximum output rate of the PWM. For example,
setting PWM1H/L to 65536 gives a 16-bit PWM with a maxi-
mum output rate of 266 Hz (16.777 MHz/65536). Setting
PWM1H/L to 4096 gives a 12-bit PWM with a maximum
output rate of 4096 Hz (16.777 MHz/4096).
PWM0H/L sets the duty cycle of the PWM output waveform, as
shown in Figure 48.
Mode 2: Twin 8-Bit PWM
In Mode 2, the duty cycle of the PWM outputs and the resolu-
tion of the PWM outputs are both programmable. The maximum
resolution of the PWM output is 8 bits.
PWM1L sets the period for both PWM outputs. Typically, this is
set to 255 (FFH) to give an 8-bit PWM, although it is possible to
reduce this as necessary. A value of 100 could be loaded here to
give a percentage PWM, i.e., the PWM is accurate to 1%.
The outputs of the PWM at P2.6 and P2.7 are shown in Figure 49.
As can be seen, the output of PWM0 (P2.6) goes low when the
PWM counter equals PWM0L. The output of PWM1 (P2.7)
goes high when the PWM counter equals PWM1H and goes
low again when the PWM counter equals PWM0H. Setting
PWM1H to 0 ensures that both PWM outputs start simultaneously.
PWM COUNTER
Figure 48. PWM in Mode 1
P2.7
PWM1H/L
PWM0H/L
0
Rev. 0 | Page 43 of 88
Mode 3: Twin 16-Bit PWM
In Mode 3, the PWM counter is fixed to count from 0 to 65536,
giving a fixed 16-bit PWM. Operating from the 16.777 MHz
core clock results in a PWM output rate of 256 Hz. The duty
cycle of the PWM outputs at P2.6 and P2.7 is independently
programmable.
As shown in Figure 50, while the PWM counter is less than
PWM0H/L, the output of PWM0 (P2.6) is high. Once the PWM
counter equals PWM0H/L, PWM0 (P2.6) goes low and remains
low until the PWM counter rolls over.
Similarly, while the PWM counter is less than PWM1H/L, the
output of PWM1 (P2.7) is high. Once the PWM counter equals
PWM1H/L, PWM1 (P2.7) goes low and remains low until the
PWM counter rolls over.
In this mode, both PWM outputs are synchronized, i.e., once
the PWM counter rolls over to 0, both PWM0 (P2.6) and
PWM1 go high.
PWM COUNTER
PWM COUNTER
ADuC841/ADuC842/ADuC843
Figure 49. PWM Mode 2
Figure 50. PWM Mode 3
65536
PWM1H/L
PWM0H/L
0
P2.6
P2.7
PWM1L
PWM0H
PWM0L
PWM1H
P2.6
P2.7
0