W78L051C24PL Nuvoton Technology Corporation of America, W78L051C24PL Datasheet
W78L051C24PL
Specifications of W78L051C24PL
Available stocks
Related parts for W78L051C24PL
W78L051C24PL Summary of contents
Page 1
Table of Contents- 1. GENERAL DESCRIPTION ......................................................................................................... 2 2. FEATURES ................................................................................................................................. 2 3. PIN CONFIGURATIONS ............................................................................................................ 3 4. PIN DESCRIPTION..................................................................................................................... 4 5. FUNCTIONAL DESCRIPTION ................................................................................................... 5 6. ON-CHIP FLASH EPROM CHARACTERISTICS..................................................................... 10 7. SECURITY BITS ....................................................................................................................... 10 8. ABSOLUTE MAXIMUM ...
Page 2
... Watchdog Timer • seven sources, two-level interrupt capability • EMI reduction mode • Built-in power management • Code protection mechanism • Packages: − Lead Free (RoHS) DIP 40: − Lead Free (RoHS) PLCC 44: W78L051C24PL − Lead Free (RoHS) PQFP 44: W78L051C24FL W78LE51C/W78L051C W78L051C24DL - 2 - ...
Page 3
PIN CONFIGURATIONS W78LE51C/W78L051C Publication Release Date: December 4, 2006 - 3 - Revision A3 ...
Page 4
PIN DESCRIPTION SYMBOL EXTERNAL ACCESS ENABLE: This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and EA data will not be presented on the bus ...
Page 5
FUNCTIONAL DESCRIPTION The W78L051C architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 128 bytes of RAM, two timer/counters, and a serial port. The processor supports 111 different opcodes and references both a ...
Page 6
PORT4 Another bit-addressable port P4 is also available and only 4 bits (P4<3:0>) can be used. This port address is located at 0D8H with the same function as that of port P1, except the P4.3 and P4.2 are alternative ...
Page 7
Watchdog Timer The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer basically a set of dividers that divide the system ...
Page 8
WIDL IDLE OSC 1/12 Watchdog Timer Block Diagram Typical Watch-Dog time-out period when OSC = 20 MHz PS2 PS1 PS0 ...
Page 9
Power Management Idle Mode The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. ...
Page 10
ON-CHIP FLASH EPROM CHARACTERISTICS 7. SECURITY BITS During the on-chip Flash EPROM operation mode, the Flash EPROM can be programmed and verified repeatedly. Until the code inside the Flash EPROM is confirmed OK, the code can be protected. The ...
Page 11
Lock bit This bit is used to protect the customer's program code in the W78L051C. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the Flash EPROM ...
Page 12
DC CHARACTERISTICS 25° C, unless otherwise specified PARAMETER SYM. Operating Voltage V Operating Current I DD Idle Current I IDLE Power Down Current I PWDN Input Current I IN1 P1, P2, P3, ...
Page 13
DC Characteristics, continued PARAMETER SYM. Output Low Voltage V OL1 P1, P2, P3, P4 Output Low Voltage V OL2 P0, ALE, PSEN [*2] Sink Current I SK1 P1, P2, P3, P4 Sink Current I SK2 P0, ALE, PSEN Output High ...
Page 14
AC CHARACTERISTICS The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in ...
Page 15
Data Read Cycle PARAMETER ALE Low to RD Low RD Low to Data Valid Data Hold from RD High Data Float from RD High RD Pulse Width Notes: 1. Data memory access time " ...
Page 16
Program Operation PARAMETER V Setup Time PP Data Setup Time Data Hold Time Address Setup Time Address Hold Time CE Program Pulse Width for Program Operation OECTRL Setup Time OECTRL Hold Time OE Setup Time OE High to Output Float ...
Page 17
TIMING WAVEFORMS Program Fetch Cycle S1 S2 XTAL1 ALE PSEN T AAS PORT 2 T AAH PORT 0 A0-A7 Code Data Read Cycle S4 S5 XTAL1 ALE PSEN PORT 2 A0-A7 PORT 0 RD W78LE51C/W78L051C ...
Page 18
Data Write Cycle S4 S5 XTAL1 ALE PSEN PORT 2 PORT 0 A0-A7 WR Port Access Cycle XTAL1 ALE T PDS PORT INPUT SAMPLE W78LE51C/W78L051C A8-A15 DATA OUT T DAD T T DWR DAW S5 ...
Page 19
TYPICAL APPLICATION CIRCUITS Expanded External Program Memory and Crystal XTAL1 XTAL2 CRYSTAL 8 RST C1 C2 INT0 12 13 INT1 P1.0 ...
Page 20
Expanded External Data Memory and Oscillator OSCILLATOR 8 W78LE51C/W78L051C AD0 3 P0.0 39 AD0 EA P0.1 AD1 ...
Page 21
PACKAGE DIMENSIONS 40-pin DIP 44-pin PLCC θ Seating Plane 1 G ...
Page 22
PQFP See Detail F Seating Plane W78LE51C/W78L051C θ Detail Dimension ...
Page 23
REVISION HISTORY VERSION DATE A1 May 19, 2005 A2 October 2, 2006 A3 December 4, 2006 Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy ...