OP270GSZ Analog Devices Inc, OP270GSZ Datasheet
OP270GSZ
Specifications of OP270GSZ
Available stocks
Related parts for OP270GSZ
OP270GSZ Summary of contents
Page 1
FEATURES Very low noise density of 5 nV/√ kHz maximum Excellent input offset voltage of 75 μV maximum Low offset voltage drift of 1 μV/°C maximum Very high gain of 1500 V/mV minimum Outstanding CMR of 106 dB ...
Page 2
OP270 TABLE OF CONTENTS Features .............................................................................................. 1 Functional Block Diagrams ............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 Electrical Specifications ............................................................... 4 Absolute Maximum Ratings ............................................................ 5 ESD Caution .................................................................................. 5 Typical Performance Characteristics ............................................. ...
Page 3
SPECIFICATIONS V = ± 25°C, unless otherwise noted Table 1. Parameter Symbol Input Offset Voltage V OS Input Offset Current I OS Input Bias Current Input Noise Voltage e p ...
Page 4
OP270 ELECTRICAL SPECIFICATIONS V = ±15 V, −40°C ≤ T ≤ 85°C, unless otherwise noted Table 2. Parameter Symbol Test Conditions Input Offset Voltage V OS Average Input Offset TCV OS Voltage Drift Input Offset Current I V ...
Page 5
ABSOLUTE MAXIMUM RATINGS Table 3. Parameter Supply Voltage 1 Differential Input Voltage 1 Differential Input Current Input Voltage Output Short-Circuit Duration Storage Temperature Range Lead Temperature Range (Soldering, 60 sec) Junction Temperature ( Operating Temperature Range 1 The ...
Page 6
OP270 TYPICAL PERFORMANCE CHARACTERISTICS 25° ±15V 1/f CORNER = 5Hz FREQUENCY (Hz) Figure 3. Voltage Noise Density vs. Frequency ...
Page 7
V = ±15V –75 –50 – TEMPERATURE (°C) Figure 9. Input Bias Current vs. Temperature ±15V ...
Page 8
OP270 140 120 100 80 +PSR 100 1k 10k 100k FREQUENCY (Hz) Figure 15. PSR vs. Frequency 140 120 100 100 1k 10k 100k FREQUENCY (Hz) Figure ...
Page 9
FREQUENCY (Hz) Figure 21. Maximum Output Swing vs. Frequency 25°C A POSITIVE V = ±15V 14 S SWING 13 12 NEGATIVE 11 SWING 10 9 ...
Page 10
OP270 0 25° ±15V 20V p 2kΩ L 0.01 0.001 10 100 FREQUENCY (Hz) Figure 27. Total Harmonic Distortion vs. Frequency T = 25° ±15V S ...
Page 11
TEST CIRCUITS 5kΩ 500Ω 1/2 V 20V OP270 1 p-p 5kΩ 50Ω 1/2 V OP270 2 CHANNEL SEPARATION = 20 LOG Figure 30. Channel Separation Test Circuit +18V 8 100kΩ 2 1/2 OP270 3 200kΩ 6 1/2 OP270 100kΩ 5 ...
Page 12
OP270 APPLICATIONS INFORMATION VOLTAGE AND CURRENT NOISE The OP270 is a very low noise dual op amp, exhibiting a typical voltage noise density of only 3.2 nV/√ kHz. Because the voltage noise is inversely proportional to the square ...
Page 13
For reference, typical source resistances of some signal sources are listed in Table 5. Table 5. Typical Source Resistances Device Strain Gage Magnetic Tapehead, Microphone Magnetic Phonograph Cartridge Linear Variable Differential Transformer R3 1.24kΩ R1 5Ω OP270 R2 DUT 5Ω ...
Page 14
OP270 NOISE MEASUREMENTS Peak-to-Peak Voltage Noise The circuit of Figure test setup for measuring peak-to- peak voltage noise. To measure the 200 nV peak-to-peak noise specification of the OP270 in the 0 range, ...
Page 15
CAPACITIVE LOAD DRIVING AND POWER SUPPLY CONSIDERATIONS The OP270 is unity-gain stable and capable of driving large capacitive loads without oscillating. Nonetheless, good supply bypassing is highly recommended. Proper supply bypassing reduces problems caused by supply line noise and improves ...
Page 16
OP270 LOW PHASE ERROR AMPLIFIER The simple amplifier depicted in Figure 41 utilizes a monolithic dual operational amplifier and a few resistors to substantially reduce phase error compared with conventional amplifier designs given gain, the frequency range for ...
Page 17
DIGITAL PANNING CONTROL Figure 44 uses a DAC8221 (a dual 12-bit CMOS DAC) to pan a signal between two channels. One channel is formed by the current output of DAC A driving one-half of an OP270 in a current-to-voltage converter ...
Page 18
OP270 V V WRITE CONTROL –IN + DAC8221P REF R 3 FBA A IN 20MΩ OUT DAC A AGND FBB OUT DAC B ...
Page 19
OUTLINE DIMENSIONS 0.210 (5.33) MAX 0.150 (3.81) 0.130 (3.30) 0.115 (2.92) 0.022 (0.56) 0.018 (0.46) 0.014 (0.36) CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN ...
Page 20
... OP270GPZ OP270GS 250 OP270GS-REEL 2 OP270GSZ 2 OP270GSZ-REEL 1 θ is specified for worst-case mounting conditions, that is, θ JA printed circuit board for SOIC package RoHS Compliant Part. ©2001–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. ...