M0516LAN Nuvoton Technology Corporation of America, M0516LAN Datasheet - Page 162

IC MCU 32BIT 64KB FLASH 48LQFP

M0516LAN

Manufacturer Part Number
M0516LAN
Description
IC MCU 32BIT 64KB FLASH 48LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro M051™r
Datasheets

Specifications of M0516LAN

Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
40
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M0516LAN
Manufacturer:
Nuvoton
Quantity:
177
Part Number:
M0516LAN
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
M0516LAN
Manufacturer:
NUVOTON
Quantity:
20 000
6.5.3.4 Slave Address Transfer
6.5.3.5 Data Transfer
usually referred to as the P-bit, is defined as a LOW to HIGH transition on the SDA line while SCL
is HIGH.
The first byte of data transferred by the master immediately after the START signal is the slave
address. This is a 7-bits calling address followed by a RW bit. The RW bit signals the slave the
data transfer direction. No two slaves in the system can have the same address. Only the slave
with an address that matches the one transmitted by the master will respond by returning an
acknowledge bit by pulling the SDA low at the 9th SCL clock cycle.
Once successful slave addressing has been achieved, the data transfer can proceed on a byte-
by-byte basis in the direction specified by the RW bit sent by the master. Each transferred byte is
followed by an acknowledge bit on the 9th SCL clock cycle. If the slave signals a Not
Acknowledge (NACK), the master can generate a STOP signal to abort the data transfer or
generate a Repeated START signal and start a new transfer cycle.
If the master, as the receiving device, does Not Acknowledge (NACK) the slave, the slave
releases the SDA line for the master to generate a STOP or Repeated START signal.
NuMicro M051
Figure 6.5-5 START and STOP condition
Series Technical Reference Manual
- 162 -
Publication Release Date: Sep 14, 2010
Revision V1.2

Related parts for M0516LAN