SI3056-FS Silicon Laboratories Inc, SI3056-FS Datasheet - Page 9

no-image

SI3056-FS

Manufacturer Part Number
SI3056-FS
Description
IC ISOMODEM DAA SYS-SIDE 16SOIC
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of SI3056-FS

Data Format
V.92
Interface
Serial
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
16-SOIC (0.154", 3.90mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Baud Rates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI3056-FS
Manufacturer:
SILICON
Quantity:
1
Part Number:
SI3056-FS
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI3056-FSR
Manufacturer:
JRC
Quantity:
4 000
Part Number:
SI3056-FSR
Quantity:
27 500
Table 4. AC Characteristics (Continued)
(V
Parameter
Receive Total Harmonic
Distortion
Receive Total Harmonic
Distortion
Dynamic Range (caller ID
mode)
Caller ID Full Scale Level
AOUT Low Level Current
AOUT High Level Current
Notes:
D
1. See Figure 26 on page 37.
2. Measured at TIP and RING with 600 Ω termination at 1 kHz, as shown in Figure 1.
3. With FULL = 1, the transmit and receive full scale level of +3.2 dBm can be achieved with a 600 Ω ac termination, while
4. Receive full scale level produces –0.9 dBFS at SDO.
5. DR = 20 x log (RMS V
6. Measurement is 300 to 3400 Hz. Applies to both transmit and receive paths. V
7. When using the Si3010 line-side, the typical DR values will be approximately 10 dB lower.
8. THD = 20 x log (RMS distortion/RMS signal). V
9. When using the Si3010 line-side, the typical THD values will be approximately 10 dB higher.
10. DR
11. Available on the Si3019 line-side device only.
= 3.0 to 3.6 V, T
10,7
the transmit and receive level in dBm varies with reference impedance, the DAA will transmit and receive 1 dBV into all
reference impedances in “FULL” mode. With FULL2 = 1, the transmit and receive full scale level of +6.0 dBm can be
achieved with a 600 Ω ac termination. In “FULL2” mode, the DAA will transmit and receive +1.5 dBV into all reference
impedances.
harmonics. V
application circuit in Figure 17. With the enhanced CID circuit, the V
increases to 62 dB.
8,9
8,9
CID
= 20 x log (RMS V
A
FS
= 0 to 70 °C for K-Grade; see Figure 17 on page 18)
is the 0 dBm full-scale level.
10
FS
/RMS V
CID
/RMS V
IN
Symbol
).+ 20 x log (RMS V
DR
THD
THD
V
IN
CID
CID
) + 20 x log(RMS V
ILIM = 0, DCV = 00, DCR = 0,
ILIM = 1, DCV = 11, DCR = 0,
IN
VIN = 1 kHz, –13 dBFS
I
I
= 1 kHz, –3 dBFS, Fs = 10300 Hz.
L
L
Rev. 1.03
= 50 mA, MINI = 00
= 20 mA, MINI = 11
Test Condition
IN
/RMS noise). The RMS noise measurement excludes
IN
/RMS noise). V
CID
full-scale level is 1.5 V peak, and DR
CID
IN
is the 6 V full-scale level for the typical
= 1 kHz, –3 dBFS, Fs = 10300 Hz.
Min
Si3018/19/10
Typ
–78
–78
50
6
Max
10
10
CID
V
Unit
PEAK
mA
mA
dB
dB
dB
9

Related parts for SI3056-FS