WM8985GEFL Wolfson Microelectronics, WM8985GEFL Datasheet - Page 99

Audio CODECs Multimedia CODEC with Class D HP

WM8985GEFL

Manufacturer Part Number
WM8985GEFL
Description
Audio CODECs Multimedia CODEC with Class D HP
Manufacturer
Wolfson Microelectronics
Datasheet

Specifications of WM8985GEFL

Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
QFN-32
Minimum Operating Temperature
- 25 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
WM8985GEFL/R
Manufacturer:
TAIYO
Quantity:
4 023
Part Number:
WM8985GEFL/R
Manufacturer:
WOLFSON
Quantity:
20 000
Production Data
w
12 (0Ch)
13 (0Dh)
14 (0Eh)
REGISTER
ADDRESS
7:0
8
7:0
8
7:4
3:0
8
7
6:4
3
2
1
BIT
DACVOLL
DACVU
DACVOLR
JD_EN1
JD_EN0
HPFEN
HPFAPP
HPFCUT /
OPCLKDIV
ADCOSR
128
ADCRPOL
LABEL
11111111
N/A
11111111
0
0000
0000
1
0
000
0
0
0
DEFAULT
Left DAC Digital Volume Control
0000 0000 = Digital Mute
0000 0001 = -127dB
0000 0010 = -126.5dB
… 0.5dB steps up to
1111 1111 = 0dB
DAC left and DAC right volume do not update
until a 1 is written to DACVU (in reg 11 or 12)
Right DAC Digital Volume Control
0000 0000 = Digital Mute
0000 0001 = -127dB
0000 0010 = -126.5dB
... 0.5dB steps up to
1111 1111 = 0dB
Reserved. Initialise to 0
Output enabled when selected jack detection
input is logic 1
[4]= OUT1_EN_1
[5]= OUT2_EN_1
[6]= OUT3_EN_1
[7]= OUT4_EN_1
Output enabled when selected jack detection
input is logic 0.
[0]= OUT1_EN_0
[1]= OUT2_EN_0
[2]= OUT3_EN_0
[3]= OUT4_EN_0
High Pass Filter Enable
0=disabled
1=enabled
Select audio mode or application mode
0=Audio mode (1
1=Application mode (2
Application mode cut-off frequency
See Table 16 for details.
PLL Output Clock Division Ratio
00 = divide by 1
01 = divide by 2
10 = divide by 3
11 = divide by 4
Note: HPCUT and OPCLKDIV cannot be set
independently
ADC oversample rate select
0 = 64x (lowest power)
1 = 128x (best SNR)
Reserved. Initialise to 0
ADC right channel polarity adjust:
0=normal
1=inverted
DESCRIPTION
st
order, fc = ~3.7Hz)
nd
order, fc = HPFCUT)
PD, Rev 4.6, July 2009
Digital to
Analogue
Converter
(DAC)
Output Signal
Path
Output Signal
Path
Output
Switching
(Jack Detect)
Output
Switching
(Jack Detect)
Analogue to
Digital
Converter
(ADC)
Analogue to
Digital
Converter
(ADC)
Analogue to
Digital
Converter
(ADC)
General
Purpose
Input/Output
(GPIO)
Power
Management
Analogue to
Digital
Converter
(ADC)
REFER TO
WM8985
99

Related parts for WM8985GEFL