MB96F313ASBPMC-GSE2 Fujitsu, MB96F313ASBPMC-GSE2 Datasheet

MCU, 16BIT, 16FX, 96K FLASH, 48LQFP

MB96F313ASBPMC-GSE2

Manufacturer Part Number
MB96F313ASBPMC-GSE2
Description
MCU, 16BIT, 16FX, 96K FLASH, 48LQFP
Manufacturer
Fujitsu
Datasheet

Specifications of MB96F313ASBPMC-GSE2

No. Of I/o's
36
Ram Memory Size
8KB
Cpu Speed
56MHz
No. Of Timers
3
No. Of Pwm Channels
14
Digital Ic Case
RoHS Compliant
Core Size
16bit
Program Memory Size
96KB
Oscillator Type
Internal, External
Controller Family/series
MB96310
Copyright©2008-2010 FUJITSU SEMICONDUCTOR LIMITED All rights reserved
2010.8
16-bit Proprietary Microcontroller
CMOS
F
MB96F313/F315
■ DESCRIPTION
Note: F
For the information for microcontroller supports, see the following web site.
This web site includes the "Customer Design Review Supplement" which provides the latest cautions on
system development and the minimal requirements to be checked to prevent problems before the system
development.
MB96310 series is based on Fujitsu’s advanced 16FX architecture (16-bit with instruction pipeline for RISC-like
performance). The CPU uses the same instruction set as the established 16LX series - thus allowing for easy
migration of 16LX Software to the new 16FX products. 16FX improvements compared to the previous generation
include significantly improved performance - even at the same operation frequency, reduced power consumption
and faster start-up time.
For highest processing speed at optimized power consumption an internal PLL can be selected to supply the
CPU with up to 56MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction
cycle time of 17.8ns going together with excellent EMI behavior. An on-chip clock modulation circuit significantly
reduces emission peaks in the frequency spectrum. The emitted power is minimized by the on-chip voltage
regulator that reduces the internal CPU voltage. A flexible clock tree allows to select suitable operation frequencies
for peripheral resources independent of the CPU speed.
FUJITSU SEMICONDUCTOR
2
MC-16FX MB96310 Series
2
MC is the abbreviation of Fujitsu Flexible Microcontroller
DATA SHEET
http://edevice.fujitsu.com/micom/en-support/
DS07-13808-2E

Related parts for MB96F313ASBPMC-GSE2

MB96F313ASBPMC-GSE2 Summary of contents

Page 1

... MB96F313/F315 ■ DESCRIPTION MB96310 series is based on Fujitsu’s advanced 16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established 16LX series - thus allowing for easy migration of 16LX Software to the new 16FX products. 16FX improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time ...

Page 2

MB96310 Series ■ FEATURES Feature Technology • 0.18μm CMOS • MC-16FX CPU • MHz internal, 17.8 ns instruction cycle time • Optimized instruction set for controller applications (bit, byte, word and long-word CPU data types; ...

Page 3

Feature • Supports CAN protocol version 2.0 part A and B • ISO16845 certified • Bit rates Mbit/s • 32 message objects CAN • Each message object has its own identifier mask • Programmable FIFO mode (concatenation ...

Page 4

MB96310 Series Feature • Can be clocked either from sub oscillator (devices with part number suffix “W”), main oscillator or from the RC oscillator • Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration) Real ...

Page 5

PRODUCT LINEUP Features MB96V300C Product type Evaluation sample Product options Flash/ RAM ROM 96KB 8KB ROM/Flash memory emulation by external RAM, 160KB 8KB 92KB internal RAM Package BGA416 DMA 16 channels USART 10 ...

Page 6

MB96310 Series Features MB96V300C Clock output function Low voltage reset On-chip RC-oscillator 6 MB96(F)31x 2 channels Yes Yes DS07-13808-2E ...

Page 7

BLOCK DIAGRAM NMI Interrupt 16FX Controller CPU DMA Watchdog Controller AVRH 10-bit ADC AN0, AN1, AN3, AN4 12 ch. AN6 ... AN10 AN12, AN14, AN16 ADTG_R TIN1 16-bit Reload Timer TOT0_R, TOT2_R 4 ch. TOT1, ...

Page 8

MB96310 Series ■ PIN ASSIGNMENTS Vcc C P02_5 / IN1 / TTG1 / TTG9 / ADTG_R P03_0 / IN4 / TTG4 / TTG12 / TOT0_R P03_1 / IN5 / TOT2_R P03_2 / INT10_R / RX2 P03_3 / TX2 P03_6 / ...

Page 9

PIN FUNCTION DESCRIPTION Pin Function description ( Pin name Feature ADTG_R ADC ANn ADC AV Supply CC AVRH ADC AV Supply SS C Voltage regulator CKOTn Clock output function CKOTn_R Clock output function CKOTXn Clock output function ...

Page 10

MB96310 Series Pin Function description ( Pin name Feature TOTn_R Reload Timer TTGn PPG TTGn_R PPG TXn CAN V Supply CC V Supply SS X0 Clock X0A Clock X1 Clock X1A Clock 10 Description Relocated Reload Timer n ...

Page 11

PIN CIRCUIT TYPE Pin circuit types FPT-48P-M26 Circuit Pin no. type *1 1 Supply 13 13 34, ...

Page 12

MB96310 Series ■ I/O CIRCUIT TYPE Type Circuit MRFBE R X0 FCI or osc disable B X1A R SRFBE R X0A osc disable Pull-up Resistor R 12 Remarks High-speed oscillation circuit: • Programmable between ...

Page 13

Type Circuit Standby control for input shutdown Standby control for input shutdown I R Standby control for input shutdown Standby control for input shutdown DS07-13808-2E MB96310 Series • Power supply input protection circuit • A/D converter ...

Page 14

MB96310 Series ■ MEMORY MAP MB96V300C FF:FFFF H Emulation ROM DE:0000 H External Bus 10:0000 H Boot-ROM 0F:E000 H Reserved 0E:0000 H External RAM 02:0000 H Internal RAM bank 1 01:0000 H ROM/RAM MIRROR 00:8000 H Internal RAM bank 0 ...

Page 15

RAMSTART ADDRESSES Devices MB96F313/F315 DS07-13808-2E MB96310 Series RAM size RAMSTART0 8KByte 00:6240 H 15 ...

Page 16

MB96310 Series ■ USER ROM MEMORY MAP FOR FLASH DEVICES Alternative mode Flash memory CPU address mode address FF:FFFF 3F:FFFF H FF:0000 3F:0000 H FE:FFFF 3E:FFFF H FE:0000 3E:0000 H FD:FFFF 3D:FFFF H FD:0000 3D:0000 H FC:FFFF 3C:FFFF H FC:0000 ...

Page 17

... USART8 23 Note Flash programmer and its software needs to use a handshaking pin, Fujitsu suggests to the tool vendor to support at least port P00_1 on pin 19. If handshaking is used by the tool but P00_1 is not available in customer’s application, Fujitsu suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins. ...

Page 18

MB96310 Series ■ I/O MAP I/O map MB96(F)315x (1 of 22) Address 000000 I/O Port P00 - Port Data Register H 000001 I/O Port P01 - Port Data Register H 000002 I/O Port P02 - Port Data Register H 000003 ...

Page 19

I/O map MB96(F)315x (2 of 22) Address 000028 - H Reserved 000039 H 00003A OCU6 - Output Compare Control Status H 00003B OCU7 - Output Compare Control Status H 00003C OCU6 - Compare Register H 00003D OCU6 - Compare Register ...

Page 20

MB96310 Series I/O map MB96(F)315x (3 of 22) Address 00005A EXTINT0 - External Interrupt Level Select Low H 00005B EXTINT0 - External Interrupt Level Select High H 00005C EXTINT1 - External Interrupt Enable Register H EXTINT1 - External Interrupt Interrupt ...

Page 21

I/O map MB96(F)315x (4 of 22) Address 00006F RLT3 - Reload Register - for reading H RLT6 - Timer Control Status Register Low (dedic. 000070 H RLT for PPG) RLT6 - Timer Control Status Register High (dedic. 000071 H RLT ...

Page 22

MB96310 Series I/O map MB96(F)315x (5 of 22) Address 000087 PPG1 - Control status register High H 000088 - H Reserved 00008F H 000090 PPG3 - Timer register H 000091 PPG3 - Timer register H 000092 PPG3 - Period setting ...

Page 23

I/O map MB96(F)315x (6 of 22) Address 0000D9 USART2 - Ext. Status Register H 0000DA USART2 - Baud Rate Generator Register Low H 0000DB USART2 - Baud Rate Generator Register High H 0000DC USART2 - Extended Serial Interrupt Register H ...

Page 24

MB96310 Series I/O map MB96(F)315x (7 of 22) Address 000118 DMA3 - Buffer address pointer low byte H 000119 DMA3 - Buffer address pointer middle byte H 00011A DMA3 - Buffer address pointer high byte H 00011B DMA3 - DMA ...

Page 25

I/O map MB96(F)315x (8 of 22) Address 0003A5 Non Maskable Interrupt register H 0003A6 - H Reserved 0003AB H 0003AC EDSU communication interrupt selection Low H 0003AD EDSU communication interrupt selection High H 0003AE ROM mirror control register H 0003AF ...

Page 26

MB96310 Series I/O map MB96(F)315x (9 of 22) Address 0003C7 Memory Patch function - Patch address 5 low H 0003C8 Memory Patch function - Patch address 5 middle H 0003C9 Memory Patch function - Patch address 5 high H 0003CA ...

Page 27

I/O map MB96(F)315x (10 of 22) Address 0003F4 - H Reserved 0003F8 H 0003F9 Flash Memory Write Control register 1 H 0003FA Flash Memory Write Control register 2 H 0003FB Flash Memory Write Control register 3 H 0003FC Flash Memory ...

Page 28

MB96310 Series I/O map MB96(F)315x (11 of 22) Address 000418 Clock Modulator control register H 000419 Reserved H 00041A Clock Modulator Parameter register Low H 00041B Clock Modulator Parameter register High H 00041C - H Reserved 00042B H 00042C Voltage ...

Page 29

I/O map MB96(F)315x (12 of 22) Address 000459 I/O Port P01 - Port Input Level Register H 00045A I/O Port P02 - Port Input Level Register H 00045B I/O Port P03 - Port Input Level Register H 00045C Reserved H ...

Page 30

MB96310 Series I/O map MB96(F)315x (13 of 22) Address 0004AA I/O Port P02 - Pull-Up resistor Control Register H 0004AB I/O Port P03 - Pull-Up resistor Control Register H 0004AC Reserved H 0004AD I/O Port P05 - Pull-Up resistor Control ...

Page 31

I/O map MB96(F)315x (14 of 22) Address 0004DD Peripheral Resource Relocation Register 7 H 0004DE Peripheral Resource Relocation Register 8 H 0004DF Peripheral Resource Relocation Register 9 H 0004E0 RTC - Sub Second Register L H 0004E1 RTC - Sub ...

Page 32

MB96310 Series I/O map MB96(F)315x (15 of 22) Address FRT2 - Control status register of free-running timer 000503 H High 000504 FRT3 - Data register of free-running timer H 000505 FRT3 - Data register of free-running timer H FRT3 - ...

Page 33

I/O map MB96(F)315x (16 of 22) Address 000545 USART7 - Baud Rate Generator Register High H 000546 USART7 - Extended Serial Interrupt Register H 000547 Reserved H 000548 USART8 - Serial Mode Register H 000549 USART8 - Serial Control Register ...

Page 34

MB96310 Series I/O map MB96(F)315x (17 of 22) Address 000573 PPG7 - Control status register High H 000574 PPG11-PPG8 - General Control register 1 Low H 000575 PPG11-PPG8 - General Control register 1 High H 000576 PPG11-PPG8 - General Control ...

Page 35

I/O map MB96(F)315x (18 of 22) Address 00059F PPG12 - Period setting register H 0005A0 PPG12 - Duty cycle register H 0005A1 PPG12 - Duty cycle register H 0005A2 PPG12 - Control status register Low H 0005A3 PPG12 - Control ...

Page 36

MB96310 Series I/O map MB96(F)315x (19 of 22) Address 0005CA PPG17 - Period setting register H 0005CB PPG17 - Period setting register H 0005CC PPG17 - Duty cycle register H 0005CD PPG17 - Duty cycle register H 0005CE PPG17 - ...

Page 37

I/O map MB96(F)315x (20 of 22) Address 000901 CAN2 - Control register High (reserved) H 000902 CAN2 - Status register Low H 000903 CAN2 - Status register High (reserved) H 000904 CAN2 - Error Counter Low (Transmit) H 000905 CAN2 ...

Page 38

MB96310 Series I/O map MB96(F)315x (21 of 22) Address 00091F CAN2 - IF1 Data A1 High H 000920 CAN2 - IF1 Data A2 Low H 000921 CAN2 - IF1 Data A2 High H 000922 CAN2 - IF1 Data B1 Low ...

Page 39

I/O map MB96(F)315x (22 of 22) Address 000955 CAN2 - IF2 Data B2 High H 000956 - H Reserved 00097F H 000980 CAN2 - Transmission Request 1 Register Low H 000981 CAN2 - Transmission Request 1 Register High H 000982 ...

Page 40

MB96310 Series Registers of resources which are described in this table, but which are not supported by the device, should also be handled as “Reserved”. ■ INTERRUPT VECTOR TABLE Interrupt vector table MB96(F)31x ( Offset in Vector vector ...

Page 41

Interrupt vector table MB96(F)31x ( Offset in Vector vector ta- Vector name number ble 31 380 H 32 37C H 33 378 CAN2 H 34 374 PPG0 H 35 370 PPG1 H 36 36C H 37 368 PPG3 ...

Page 42

MB96310 Series Interrupt vector table MB96(F)31x ( Offset in Vector vector ta- Vector name number ble 66 2F4 H 67 2F0 H 68 2EC ICU9 H 69 2E8 ICU10 H 70 2E4 H 71 2E0 H 72 2DC ...

Page 43

HANDLING DEVICES Special care is required for the following when handling the device: • Latch-up prevention • Unused pins handling • External clock usage • Unused sub clock signal • Notes on PLL clock mode operation • Power supply ...

Page 44

MB96310 Series 2. Opposite phase external clock • When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. 4. Unused sub clock signal If ...

Page 45

Stabilization of power supply voltage If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization ...

Page 46

MB96310 Series ■ ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings Parameter Power supply voltage AD Converter voltage references Input voltage Output voltage Maximum Clamp Current Total Maximum Clamp Current “L” level maximum output current “L” level average output current “L” level ...

Page 47

... A *5: Worst case value for a package mounted on single layer PCB at specified T *6: Please contact Fujitsu for reliability limitations when using under these conditions. WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. ...

Page 48

MB96310 Series 2. Recommended Operating Conditions Parameter Symbol Power supply voltage Smoothing capacitor at C pin WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics ...

Page 49

DC characteristics Parameter Symbol Pin Port inputs V IH Pnn_m Input H voltage V IHX0F X0,X1, V IHX0S X0A,X1A V RSTX IHR V MD2-MD0 IHM Port inputs V IL Pnn_m Input L voltage V ILX0F X0,X1, V ILX0S X0A,X1A ...

Page 50

MB96310 Series Parameter Symbol Normal V OL2 outputs Output L voltage Normal V OL5 outputs Input leak current I Pnn_m IL Pnn_m, Pull-up resistance R UP RSTX -40°C to 125° Pin Condition Min 4.5V ...

Page 51

Parameter Symbol PLL Run mode with 1 Flash/ROM wait state (CLKRC and CLKSC PLL Run mode with 2 Flash/ROM wait states (CLKRC and CLKSC PLL Run mode with Power supply cur- rent in Run I 0 Flash/ROM wait states CCPLL ...

Page 52

MB96310 Series Parameter Symbol I CCMAIN 1 Flash/ROM wait state (CLKPLL, CLKSC and I CCRCH 1 Flash/ROM wait state (CLKMC, CLKPLL and 1 Flash/ROM wait state (CLKMC, CLKPLL and Power supply cur- CLKSC stopped. Voltage rent in Run regulator in ...

Page 53

Parameter Symbol PLL Sleep mode with CLKS1/2 = CLKP1 = (CLKRC and CLKSC PLL Sleep mode with CLKS1/2 = CLKP1 = (CLKRC and CLKSC PLL Sleep mode with I CCSPLL (CLKRC and CLKSC PLL Sleep mode with CLKS1/2 = CLKP1= ...

Page 54

MB96310 Series Parameter Symbol CLKS1/2 = CLKP1/2 = (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power I CCSRCL CLKS1/2 = CLKP1/2 = Power supply cur- rent in Sleep modes* (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low ...

Page 55

Parameter Symbol RC Timer mode with (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power I CCTRCH RC Timer mode with (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power RC Timer mode with Power supply cur- rent ...

Page 56

MB96310 Series Parameter Symbol Flash Write/Erase I CCFLASH current Input capacitance The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. ...

Page 57

AC Characteristics Source Clock timing Parameter Symbol Pin Clock frequency f X0 Clock frequency f X0 FCI X0A, X1A Clock frequency f CL X0A Clock frequency clock stabili- t RCSTAB zation time PLL Clock ...

Page 58

MB96310 Series X0 X0A 58 t CYL CYLL P P WHL WLL DS07-13808-2E ...

Page 59

Internal Clock timing Parameter Symbol Internal System clock fre- quency (CLKS1 and CLKS1 CLKS2) Internal CPU clock fre- quency (CLKB), internal CLKB peripheral clock frequency (CLKP1) Internal peripheral clock f CLKP2 frequency (CLKP2) DS07-13808-2E ...

Page 60

MB96310 Series External Reset timing Parameter Symbol Reset input time t RSTX -40°C to 125° Value Pin Min Typ RSTX 500 - RSTL t RSTL 0 3.0V to 5.5V, V ...

Page 61

Power On Reset timing Parameter Symbol Power on rise time t R Power off time t OFF the power supply is changed too rapidly, a power-on reset may occur. We recommend a smooth startup by ...

Page 62

MB96310 Series External Input timing Parameter Symbol Pin INTn(_R) NMI Pnn_m Input pulse t INH TINn width t INL TTGn(_R) ADTG_R INn Note : Relocated Resource Inputs have same characteristics External Pin input -40°C to 125°C, V ...

Page 63

USART timing WARNING: The values given below are for an I/O driving strength IO output timing described in the different tables must then be increased by 10ns -40°C to 125° Parameter Symbol Serial clock cycle time ...

Page 64

MB96310 Series SCK for ESCR:SCES = 0 SCK for ESCR:SCES = 1 SOT SIN SCK for ESCR:SCES = 0 SCK for ESCR:SCES = 1 SOT SIN 64 t SCYCI 0.8*V CC 0.2*V CC 0.8*V CC 0.2 SLOVI ...

Page 65

Analog Digital Converter = -40 °C to +125 °C, 3.0 V ≤ AVRH - AVRL Parameter Symbol Resolution - Total error - Nonlinearity error - Differential nonlinearity - error Zero transition voltage V OT Full scale ...

Page 66

MB96310 Series Definition of A/D Converter Terms Resolution: Analog variation that is recognized by an A/D converter. Total error: Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and nonlinearity ...

Page 67

Nonlinearity error 3FF Actual conversion characteristics 3FE {1 LSB × (N − 3FD V NT measurement value) 004 Actual conversion 003 characteristics 002 Ideal characteristics 001 V (actual measurement OT AVRL Analog input Nonlinearity error ...

Page 68

MB96310 Series Accuracy and setting of the A/D Converter sampling time If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the ...

Page 69

Low Voltage Detector characteristics (T = -40 °C to +125 ° Parameter Symbol Min Stabilization time T - LVDSTAB Level 0 V 2.5 DL0 Level 1 V 2.8 DL1 Level DL2 Level 3 V ...

Page 70

MB96310 Series Low Voltage Detector Operation In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter. Voltage [V] V ...

Page 71

FLASH memory program/erase characteristics (T = -40°C to 105° 3.0V to 5.5V Parameter Sector erase time Chip erase time Word (16-bit width) programming time Program/Erase cycle Flash data retention time *1: ...

Page 72

MB96310 Series ■ EXAMPLE CHARACTERISTICS 1. Temperature dependency of power supply currents The following diagrams show the current consumption of samples with typical wafer process parameters in differ- ent operation modes. Common condition for all operation modes: • ...

Page 73

Mode name RC Run 2M RC Run mode current I • RC oscillator set to 2MHz (CKFCR:RCFS = 1) • CLKS1 CLKS2 • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1: • ...

Page 74

MB96310 Series Mode name RC Sleep 2M RC Sleep mode current I • RC oscillator set to 2MHz (CKFCR:RCFS = 1) • CLKS1 CLKS2 • Regulator in High Power Mode • Core voltage at 1.8V (VRCR:HPM[1:0] = ...

Page 75

Mode name Stop 1.8V Stop mode current I • Regulator in Low Power Mode B (by hardware) • Core voltage at 1.8V (VRCR:LPMB[2:0] = 110 Stop 1.2V Stop mode current I • Regulator in Low Power Mode B (by hardware) ...

Page 76

MB96310 Series MB96F313/F315 operation modes with medium currents 5 4 Main Run 3 RC Run PLL Timer 48 1 Main Sleep RC Sleep -60 -40 -20 MB96F313/F315 Low power mode currents 1 RC Run ...

Page 77

Frequency dependency of power supply currents in PLL Run mode The following diagrams show the current consumption of samples with typical wafer process parameters in PLL Run mode at different frequencies and Flash timing settings. Measurement conditions: • V ...

Page 78

... SQ –0.10 –.004 36 37 INDEX 48 LEAD No. 1 0.50(.020) 2003-2010 FUJITSU SEMICONDUCTOR LIMITED F48040S-c-2-3 C Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/ 78 Lead pitch Package width × package length Lead shape Sealing method Mounting height Weight ...

Page 79

ORDERING INFORMATION MCU with CAN controller Part number MB96F313YSB PMC-GSE2 MB96F313RSB PMC-GSE1 MB96F313RSB PMC-GSE2 MB96F313YWB PMC-GSE2 MB96F313RWB PMC-GSE2 MB96F315YSB PMC-GSE2 MB96F315RSB PMC-GSE1 MB96F315RSB PMC-GSE2 MB96F315YWB PMC-GSE2 MB96F315RWB PMC-GSE2 MB96V300CRB-ES (for evaluation) MCU without CAN controller Part number MB96F313ASB PMC-GSE2 ...

Page 80

MB96310 Series ■ REVISION HISTORY Revision Date Prelim 1 2008-12-09 Creation Prelim 2 2009-01-09 • Interrupt vector table corrected (description of CAN2 interrupt) • Low voltage detector spec updated (detection levels and stabilization time) • C-Pin cap spec updated: 4.7uF-10uF ...

Page 81

... Detection levels updated. Added. Updated package figure. Added the following sentence under the figure: “Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/”. Updated part number: MB96F313/F315**A → MB96F313/F315**B Removed footnote. Added Part Numbers “MB96F313RSB PMC-GSE1”, “MB96F315RSB PMC-GSE1”. ...

Page 82

MB96310 Series MEMO 82 DS07-13808-2E ...

Page 83

MEMO DS07-13808-2E MB96310 Series 83 ...

Page 84

... Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. ...

Related keywords