CY7C1021D-10ZSXIT Cypress Semiconductor Corp, CY7C1021D-10ZSXIT Datasheet

CY7C1021D-10ZSXIT

CY7C1021D-10ZSXIT

Manufacturer Part Number
CY7C1021D-10ZSXIT
Description
CY7C1021D-10ZSXIT
Manufacturer
Cypress Semiconductor Corp

Specifications of CY7C1021D-10ZSXIT

Format - Memory
RAM
Memory Type
SRAM - Asynchronous
Memory Size
1M (64K x 16)
Speed
10ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TSOP II
Memory Configuration
64K X 16
Access Time
10ns
Supply Voltage Range
4.5V To 5.5V
Memory Case Style
TSOP
No. Of Pins
44
Operating Temperature Range
-40°C To +85°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
Cypress Semiconductor Corporation
Document #: 38-05462 Rev. *H
Logic Block Diagram
Temperature Ranges:
Pin and Function Compatible with CY7C1021B
High Speed
Low Active Power
Low CMOS Standby Power
2.0V Data Retention
Automatic Power Down when Deselected
CMOS for Optimum Speed and Power
Independent Control of Upper and Lower Bits
Available in Pb-free 44-Pin 400-Mil Wide Molded SOJ and
44-Pin TSOP II Packages
Industrial: –40°C to 85°C
Automotive-A: –40°C to 85°C
Automotive-E: –40°C to 125°C
t
I
I
AA
CC
SB2
= 10 ns (Industrial)
= 80 mA at 10 ns
= 3 mA
A
A
A
A
A
A
A
A
1
0
7
6
5
4
3
2
DATA IN DRIVERS
COLUMN DECODER
RAM Array
64K x 16
198 Champion Court
Functional Description
The CY7C1021D is a high performance CMOS static RAM
organized as 65,536 words by 16 bits. This device has an
automatic power down feature that significantly reduces power
consumption when deselected. The input and output pins (IO
through IO
device is deselected (CE HIGH), outputs are disabled (OE
HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during
a write operation (CE LOW and WE LOW).
Write to the device by taking Chip Enable (CE) and Write Enable
(WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data
from I/O pins (IO
specified on the address pins (A
Enable (BHE) is LOW, then data from I/O pins (IO
is written into the location specified on the address pins (A
through A
Read from the device by taking Chip Enable (CE) and Output
Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If
Byte Low Enable (BLE) is LOW, then data from the memory
location specified by the address pins appears on IO
Byte High Enable (BHE) is LOW, then data from memory
appears on IO
complete description of read and write modes.
For best practice recommendations, refer to the Cypress
application note
1-Mbit (64 K × 16) Static RAM
15
15
San Jose
).
) are placed in a high impedance state when the
8
AN1064, SRAM System
to IO
0
through IO
,
15
CA 95134-1709
. See the
IO
IO
0
8
–IO
–IO
BHE
WE
CE
OE
BLE
7
15
7
), is written into the location
0
Truth Table
Revised December 14, 2010
through A
Guidelines.
CY7C1021D
15
on page 8 for a
). If Byte High
8
408-943-2600
through IO
0
to IO
7
15
. If
0
0
[+] Feedback
[+] Feedback
)

Related parts for CY7C1021D-10ZSXIT

CY7C1021D-10ZSXIT Summary of contents

Page 1

... Document #: 38-05462 Rev. *H 1-Mbit (64 K × 16) Static RAM Functional Description The CY7C1021D is a high performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected. The input and output pins (IO ...

Page 2

... Maximum Access Time Maximum Operating Current Maximum CMOS Standby Current Notes 1. NC pins are not connected on the die. 2. Automotive Product Information is Preliminary. Document #: 38-05462 Rev. *H [1] Figure 1. SOJ/TSOP II (Top View BHE BLE –10 (Industrial) –12 (Automotive CY7C1021D [2] Unit Page [+] Feedback [+] Feedback ...

Page 3

... MHz 1/t max RC 66 MHz 40 MHz Max > > < max Max > V – 0.3V > V – 0.3V < 0.3V CY7C1021D Ambient V Speed CC Temperature 5V  10% –40C to +85  10 –12 (Automotive) Unit Max Min Max 2.4 V 0.4 0 0. 0.8 –0.5 0.8 V A +1 – ...

Page 4

... GND 3 ns Rise Time: High-Z characteristics: R1 480 5V OUTPUT 255 INCLUDING JIG AND SCOPE (c) Figure 2 (a). High-Z characteristics are tested for all speeds using the test load CY7C1021D Max Unit SOJ TSOP II Unit C/W 59.52 53.91 C/W 36.75 21.24 ...

Page 5

... Document #: 38-05462 Rev. *H [6] –10 (Industrial) Min Max 100 values until the first memory access can be performed less than less than t , and t HZCE LZCE HZOE LZOE HZWE AC Test Loads and Waveforms [5] CY7C1021D –12 (Automotive) Unit Min Max s 100 ...

Page 6

... > > V – 0 < 0 DATA RETENTION MODE 4.5V > CDR OHA t RC DATA VALID 50% > 50 s or stable at V > 50  CC(min) CC(min CY7C1021D Min Max Unit 2.0 V – 0.3 V, Industrial 3 mA Automotive 4. [13, 14] DATA VALID [14, 15] t HZOE t HZCE t HZBE HIGH IMPEDANCE 50 ...

Page 7

... ADDRESS t SA BHE, BLE WE CE DATA I/O Notes 16. Data I/O is high impedance BHE and/or BLE = V 17 goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state. Document #: 38-05462 Rev. *H [16, 17 SCE PWE PWE t SCE CY7C1021D Page [+] Feedback [+] Feedback ...

Page 8

... Read – Lower bits only Data Out Read – Upper bits only Data In Write – All bits High Z Write – Lower bits only Data In Write – Upper bits only High Z Selected, Outputs Disabled High Z Selected, Outputs Disabled CY7C1021D LZWE Mode Power Standby ( Active (I ...

Page 9

... I = Industrial Automotive Package Type: XXX = VX or ZSX VX = 44-pin Molded SOJ (Pb-free) ZSX = 44-pin TSOP Type II (Pb-free) Speed C9 Technology 1 = Data width × 16-bits 02 = 1-Mbit density 1 = Fast Asynchronous SRAM family Technology Code CMOS 7 = SRAM CY = Cypress CY7C1021D Operating Range Industrial Automotive 51-85082 *C Page [+] Feedback [+] Feedback ...

Page 10

... Package Diagrams (continued) Figure 9. 44-Pin Thin Small Outline Package Type II, 51-85087 Document #: 38-05462 Rev. *H CY7C1021D 51-85087 *C Page [+] Feedback [+] Feedback ...

Page 11

... Document History Page Document Title: CY7C1021D, 1-Mbit (64K x 16) Static RAM Document Number: 38-05462 Orig. of Submission Rev. ECN No. Change ** 201560 SWI See ECN *A 233695 RKF See ECN *B 263769 RKF See ECN *C 307601 RKF See ECN *D 520647 VKN See ECN *E 802877 VKN ...

Page 12

... Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document #: 38-05462 Rev. *H All products and company names mentioned in this document are the trademarks of their respective holders. cypress.com/go/plc Revised December 14, 2010 CY7C1021D PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 ...

Related keywords