24LC64FT-I/SN Microchip Technology, 24LC64FT-I/SN Datasheet - Page 5

• Manufacturer Part Number: 24LC64FT-I/SN
• Description: 64K, 8K X 8, 2.5V SER EE, IND, 1/4 ARRAY WRITE PROTECT 8 SOIC 3.90mm (.150") T/R
• Manufacturer: Microchip Technology

Specifications of 24LC64FT-I/SN

• Format - Memory: EEPROMs - Serial
• Memory Type: EEPROM
• Memory Size: 64K (8K x 8)
• Speed: 400kHz
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 2.5 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (3.9mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

2.0
TABLE 2-1:
2.1
The A0, A1 and A2 inputs are used by the 24XX64F for
multiple device operation. The levels on these inputs
are compared with the corresponding bits in the slave
address. The chip is selected if the compare is true.
Up to eight devices may be connected to the same bus
by using different Chip Select bit combinations. These
inputs must be connected to either V
In most applications, the chip address inputs A0, A1
and A2 are hard-wired to logic ‘0’ or logic ‘1’. For
applications in which these pins are controlled by a
microcontroller or other programmable device, the chip
address pins must be driven to logic ‘0’ or logic ‘1’
before normal device operation can proceed. Address
pins are not available in the SOT-23 package.
2.2
SDA is a bidirectional pin used to transfer addresses
and data into and out of the device. Since it is an open-
drain terminal, the SDA bus requires a pull-up resistor
to V
For normal data transfer, SDA is allowed to change
only during SCL low. Changes during SCL high are
reserved for indicating the Start and Stop conditions.
© 2009 Microchip Technology Inc.
Name
CC
SDA
SCL
V
V
WP
A0
A1
A2
CC
SS
(typical 10 kΩ for 100 kHz, 2 kΩ for 400 kHz).
PIN DESCRIPTIONS
A0, A1, A2 Chip Address Inputs
Serial Data (SDA)
PDIP
PIN FUNCTION TABLE
1
2
3
4
5
6
7
8
SOIC
1
2
3
4
5
6
7
8
CC
TSSOP
or V
1
2
3
4
5
6
7
8
SS
.
TDFN
1
2
3
4
5
6
7
8
MSOP
The descriptions of the pins are listed in Table 2-1.
2.3
The SCL input is used to synchronize the data transfer
from and to the device.
2.4
This pin must be connected to either V
to V
write operations are inhibited for upper 1/4 of the array
(1800h-1FFFh), but read operations are not affected.
3.0
The 24XX64F supports a bidirectional, 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, while a device
receiving data is defined as a receiver. The bus has to
be controlled by a master device which generates the
Serial Clock (SCL), controls the bus access and
generates the Start and Stop conditions, while the
24XX64F works as slave. Both master and slave can
operate as transmitter or receiver, but the master
device determines which mode is activated.
1
2
3
4
5
6
7
8
SS
24AA64F/24LC64F
, write operations are enabled. If tied to V
Serial Clock (SCL)
Write-Protect (WP)
FUNCTIONAL DESCRIPTION
SOT-23
—
—
—
2
3
1
5
4
Chip Address Input
Chip Address Input
Chip Address Input
Ground
Serial Address/Data I/O
Serial Clock
Write-Protect Input
+1.7V to 5.5V Power Supply
Description
DS22154A-page 5
SS
or V
CC
. If tied
CC
,