AD605-EVALZ Analog Devices Inc, AD605-EVALZ Datasheet
AD605-EVALZ
Specifications of AD605-EVALZ
Related parts for AD605-EVALZ
AD605-EVALZ Summary of contents
Page 1
... Pin FBK and Pin OUT. The lower and upper gain ranges are determined by shorting Pin FBK to Pin OUT or leaving Pin FBK unconnected, respectively. The two channels of the AD605 can be cascaded to provide very accurate gain range in a monolithic package. The gain control interface provides an input resistance of approximately 2 MΩ ...
Page 2
... AD605 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 Absolute Maximum Ratings ............................................................ 5 ESD Caution .................................................................................. 5 Pin Configuration and Function Descriptions ............................. 6 Typical Performance Characteristics (per Channel) ................... 7 Theory of Operation ...................................................................... 13 Differential Ladder (Attenuator) .............................................. 14 AC Coupling ............................................................................... 14 REVISION HISTORY 6/08—Rev Rev. F Added Evaluation Board Section ................................................. 18 Added Figure 42 and Table 4 ...
Page 3
... AD605 Max Unit Ω nV/√Hz pA/√ MHz V/μs V Ω mA dBc dBc dBc dBc dBc dBc dBm dBm dB ns kΩ +3 ...
Page 4
... VREF Input Resistance Quiescent Supply Current VPOS Power-Down VPOS, VGN < Power-Up Response Time 48 dB gain, V Power-Down Response Time Min = 2.5 V, 0.4 V < VGN < 2 1. p-p OUT Rev Page AD605A AD605B Typ Max Min Typ −14 to +34 − 0.1 to 2.9 0.1 to 2.9 − ...
Page 5
... V section of this specification is not implied. Exposure to absolute VPOS maximum rating conditions for extended periods may affect device reliability. 1.4 W 1.2 W ESD CAUTION −40°C to +85°C −65°C to +150°C 300°C 85°C/W 100°C/W Rev Page AD605 ...
Page 6
... OUT1 CH1 Output. 16 VREF Input to This Pin Sets Gain Scaling for Both Channels: 2 dB/V and 1. dB/V. VGN1 1 16 VREF –IN1 2 15 OUT1 +IN1 3 14 FBK1 AD605 GND1 4 13 VPOS TOP VIEW GND2 12 5 VPOS (Not to Scale) +IN2 6 11 FBK2 –IN2 OUT2 ...
Page 7
... VGN (V) Figure 7. Gain Error vs. VGN at Three Temperatures 2.0 1.5 1 1MHz 0 5MHz –0 10MHz –1.0 –1.5 –2.0 0.2 0.7 1.2 1.7 VGN (V) Figure 8. Gain Error vs. VGN at Three Frequencies AD605 2.25 2.50 +25°C 2.2 2.7 2.2 2.7 ...
Page 8
... AD605 2.0 1.5 1.0 0.5 0 30dB/V –0 1.67V REF –1.0 –1.5 –2.0 0.2 0.7 1.2 1.7 VGN (V) Figure 9. Gain Error vs. VGN for Two Gain Scale Values ΔG(dB) = G(CH1) – G(CH2 –0.8 –0.6 –0.4 –0.2 0 DELTA GAIN (dB) Figure 10. Gain Match, VGN1 = VGN2 = 1.0 V ...
Page 9
... Rev Page VGN = 2.9V R SOURCE 10 100 R (Ω) SOURCE Figure 18. Input Referred Noise vs. R SOURCE VGN = 2.9V 10 100 R (Ω) SOURCE Figure 19. Noise Figure vs. R SOURCE R = 50Ω S 0.5 0.9 1.3 1.7 2.1 2.5 VGN (V) Figure 20. Noise Figure vs. VGN AD605 ALONE 1k 1k 2.9 ...
Page 10
... AD605 – p-p –35 OUT VGN = 1.0V –40 –45 –50 –55 HD2 –60 –65 –70 100k 1M FREQUENCY (Hz) Figure 21. Harmonic Distortion vs. Frequency –35 –40 –45 HD2 –50 (1MHz) HD2 (10MHz) –55 –60 –65 –70 HD3 (1MHz) –75 0.5 0.8 1.1 1.4 1.7 VGN (V) Figure 22 ...
Page 11
... Rev Page VGN1 = p-p OUT1 V = GND IN2 VGN2 = 2.9V VGN2 = 2.5V VGN2 = 2.0V VGN2 = 0.1V 1M 10M FREQUENCY (Hz 0dBm IN VGN = 2.9V VGN = 2.5V VGN = 2.0V VGN = 0.1V 1M 10M FREQUENCY (Hz) VGN = 2.9V 1M 10M FREQUENCY (Hz) Figure 32. Input Impedance vs. Frequency AD605 100M 100M 100M ...
Page 12
... AD605 25 +I (AD605 (VGN = –40 –30 –20 – TEMPERATURE (°C) Figure 33. Supply Current (One Channel) vs. Temperature Rev Page VGN = 0.1V 6 VGN = 2.9V 4 100k 1M 10M FREQUENCY (Hz) Figure 34. Group Delay vs. Frequency 100M ...
Page 13
... The AD830 is a practical implementation of the idea. (2) GAIN CONTROL 175Ω C1 DIFFERENTIAL EXT ATTENUATOR C2 175Ω R3 200kΩ 20Ω R4 200kΩ Figure 35. Simplified Block Diagram of a Single Channel of the AD605 Rev Page DISTRIBUTED OUT G2 3.36kΩ 820Ω FBK AD605 AD9050 AD830 ...
Page 14
... AD605 R –6.908dB R +IN 1.5R MID 1. –IN NOTE 96Ω 1.5R = 144Ω DIFFERENTIAL LADDER (ATTENUATOR) The attenuator before the fixed gain amplifier is realized by a differential, 7-stage, R-1.5R resistive ladder network with an untrimmed input resistance of 175 Ω single ended or 350 Ω differentially. The signal applied at the input of the ladder network is attenuated by 6.908 dB per tap ...
Page 15
... CIRCUITS—APPLYING AN ACTIVE FEEDBACK AMPLIFIER A typical X-amp architecture is powered by a dual polarity power supply. Because the AD605 operates from a single supply, a supply common equal to half the value of the supply voltage is required. An active feedback amplifier (AFA) is used to provide a differential input and to implement the feedback loop. The ...
Page 16
... AD605 APPLICATIONS INFORMATION The basic circuit in Figure 38 shows the connections for one channel of the AD605 with a gain range of − +34.4 dB. The signal is applied at +IN1. The ac coupling capacitors before Pin −IN1 and Pin +IN1 should be selected according to the required lower cutoff frequency. In this example, the 0.1 μF capacitors, together with the 175 Ω ...
Page 17
... VGN (V) Figure 40. Gain vs. VGN for the Circuit in Figure 39 THEORETICAL ACTUAL 2.1 2.5 2.9 Rev Page –1 –2 –3 –4 0.2 0.7 1.2 1.7 VGN (V) Figure 41. Gain Error vs. VGN for the Circuit in Figure 39 AD605 f = 1MHz 2.2 2.7 ...
Page 18
... AD605 variable gain amplifier factory- designed, surface-mount assembly fully tested and ready for service. Figure photograph of the AD605-EVALZ. Multiple inputs, test points, and jumpers provide circuit configurations that support any of the operating options of the device. Figure schematic of the board ...
Page 19
... VGA2_NEG J5 INM2 R5 JP3 69.8Ω CH2_GN J6 GN2 R7 DNI NOTES 1. PARTS IN GRAY ARE NOT INSTALLED. Figure 43. Schematic Diagram of the AD605-EVALZ Evaluation Board POWER SUPPLY FUNCTION GENERATOR SINGLE-ENDED INPUT Figure 44. Typical Test Configuration of the AD605-EVALZ VREF +5V +5V R2 ADJ JP1 10kΩ R14 GN1 10kΩ ...
Page 20
... AD605 Figure 45. AD605-EVALZ Assembly Figure 46. AD605-EVALZ Primary Side Copper Figure 47. AD605-EVALZ Secondary Side Copper Figure 48. AD605-EVALZ Internal Ground Plane Figure 49. AD605-EVALZ Internal Power Plane Figure 50. AD605-EVALZ Primary Side Silkscreen Rev Page ...
Page 21
... Dimensions shown in millimeters and (inches) Rev Page 0.325 (8.26) 0.310 (7.87) 0.300 (7.62) 0.195 (4.95) 0.130 (3.30) 0.115 (2.92) 0.014 (0.36) 0.010 (0.25) 0.008 (0.20) 0.430 (10.92) MAX 0.50 (0.0197) 45° 0.25 (0.0098) 8° 0° 1.27 (0.0500) 0.40 (0.0157) AD605 ...
Page 22
... AD605BRZ −40°C to +85°C 1 AD605BRZ-RL −40°C to +85°C AD605BRZ-R7 1 −40°C to +85°C 1 AD605-EVALZ AD605ACHIPS RoHS Compliant Part. Package Description 16-Lead PDIP 16-Lead PDIP 16-Lead SOIC_N 16-Lead SOIC_N, 13" Tape and Reel 16-Lead SOIC_N, 7" Tape and Reel 16-Lead SOIC_N 16-Lead SOIC_N, 13" ...
Page 23
... NOTES Rev Page AD605 ...
Page 24
... AD605 NOTES ©1996–2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00541-0-6/08(F) Rev Page ...