AD7745ARUZ-REEL Analog Devices Inc, AD7745ARUZ-REEL Datasheet - Page 21

• Manufacturer Part Number: AD7745ARUZ-REEL
• Description: IC,Converter, Other/Special/Miscellaneous,TSSOP,16PIN
• Manufacturer: Analog Devices Inc
• Type: Capacitance-to-Digital Converterr

Specifications of AD7745ARUZ-REEL

• Design Resources: Extending the Capacitive Input Range of AD7745/AD7746 (CN0129)
• Resolution (bits): 24 b
• Data Interface: Serial
• Voltage Supply Source: Single Supply
• Voltage - Supply: 2.7 V ~ 5.25 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Sampling Rate (per Second): -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

CAPDAC
The AD7745/AD7746 CDC full-scale input range is ±4.096 pF.
For simplicity of calculation, however, the following text and
diagrams use ±4 pF. The part can accept a higher capacitance
on the input and the common-mode or offset (not-changing
component) capacitance can be balanced by programmable
on-chip CAPDACs.
The CAPDAC can be understood as a negative capacitance
connected internally to the CIN pin. There are two independent
CAPDACs, one connected to the CIN(+) and the second
connected to the CIN(–). The relation between the capacitance
input and output data can be expressed as
The CAPDACs have a 7-bit resolution, monotonic transfer
function, are well matched to each other, and have a defined
temperature coefficient. The CAPDAC full range (absolute
value) is not factory calibrated and can vary up to ±20% with
the manufacturing process. See the Specifications section and
typical performance characteristics in Figure 17.
The CAPDACs are shared by the two capacitive channels on the
AD7746. If the CAPDACs need to be set individually, the host
controller software should reload the CAPDAC values to the
AD7746 before executing conversion on a different channel.
SINGLE-ENDED CAPACITIVE INPUT
When configured for a single-ended mode (the CAPDIFF bit in
the Cap Setup register is set to 0), the AD7745/AD7746 CIN(–)
pin is disconnected internally. The CDC (without using the
CAPDACs) can measure only positive input capacitance in the
range of 0 pF to 4 pF (see Figure 30).
C
0 ... 4pF
C
X
X
DATA
C
CIN(+)
CIN(–)
EXC
Y
≈
(
CIN(+)
CIN(–)
C
Figure 30. CDC Single-Ended Input Mode
EXC
X
−
CAPDAC
Figure 29. Using a CAPDAC
CAPDIFF = 0
CAPDAC(+)
CAPDAC(–)
CAPDAC(+)
OFF
CAPDAC(–)
OFF
(
+
)
) (
−
C
0 ... 4pF
Y
CDC
CDC
−
CAPDAC
0x800000 ... 0xFFFFFF
DATA
(
−
DATA
)
)
Rev. 0| Page 21 of 28
The CAPDAC can be used for programmable shifting the input
range. The example in Figure 31 shows how to use the full
±4 pF CDC span to measure capacitance between 0 pF to 8 pF.
Figure 32 shows how to shift the input range further, up to
21 pF absolute value of capacitance connected to the CIN(+).
DIFFERENTIAL CAPACITIVE INPUT
When configured for a differential mode (the CAPDIFF bit in
the Cap Setup register set to 1), the AD7745/AD7746 CDC
measures the difference between positive and negative
capacitance input.
Each of the two input capacitances C
and CIN pins must be less than 4 pF (without using the
CAPDACs) or must be less than 21 pF and balanced by the
CAPDACs. Balancing by the CAPDACs means that both
C
If the unbalanced capacitance between the EXC and CIN pins is
higher than 4 pF, the CDC introduces a gain error, an offset
error, and nonlinearity error.
See the examples shown in Figure 33, Figure 34, and Figure 35.
X
–CAPDAC(+) and C
C
0 ... 4pF
C
0 ... 8pF
C
13 ... 21pF
(17 ± 4pF)
X
X
X
Figure 31. Using CAPDAC in Single-Ended Mode
Figure 32. Using CAPDAC in Single-Ended Mode
C
0 ... 4pF
CIN(+)
CIN(–)
Y
CIN(+)
CIN(–)
CIN(+)
CIN(–)
EXC
EXC
EXC
Figure 33. CDC Differential Input Mode
CAPDIFF = 0
CAPDIFF = 0
CAPDIFF = 1
CAPDAC(+)
OFF
CAPDAC(–)
OFF
CAPDAC(+)
4pF
CAPDAC(–)
0pF
CAPDAC(+)
17pF
CAPDAC(–)
0pF
Y
–CAPDAC(–) are less than 4 pF.
X
± 4pF
and C
CDC
± 4pF
± 4pF
CDC
CDC
AD7745/AD7746
Y
0x000000 ... 0xFFFFFF
DATA
between the EXC
0x000000 ... 0xFFFFFF
DATA
0x000000 ... 0xFFFFFF
DATA