AD7898AR-10 Analog Devices Inc, AD7898AR-10 Datasheet - Page 11

• Manufacturer Part Number: AD7898AR-10
• Description: A/D Converter (A-D) IC
• Manufacturer: Analog Devices Inc

Specifications of AD7898AR-10

• No. Of Bits: 12 Bit
• Mounting Type: Surface Mount
• No. Of Channels: 1
• Interface Type: Serial
• Package / Case: 8-SOIC
• Rohs Status: RoHS non-compliant
• Number Of Bits: 12
• Sampling Rate (per Second): 220k
• Data Interface: Serial
• Number Of Converters: 1
• Power Dissipation (max): 22.5mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C

Figure 7 shows the timing diagram for the read operation to the
AD7898 in Mode 0. The serial clock input (SCLK) provides
the clock source for the serial interface. Serial data is clocked
out from the SDATA line on the falling edge of this clock and is
valid on both the rising and falling edges of SCLK, depending
on the SCLK frequency used. The advantage of having the data
valid on both the rising and falling edges of the SCLK is that it
gives the user greater flexibility in interfacing to the part and
allows a wider range of microprocessor and microcontroller
interfaces to be accommodated. This also explains the two
timing figures, t
The time, t
SCLK the next data bit becomes valid, whereas the time, t
specifies for how long after the falling edge of the SCLK the
current data bit is valid. The first leading zero is clocked out on
the first rising edge of SCLK. Note that the first leading zero
will be valid on the first falling edge of SCLK even though the
data access time is specified at t
Specifications). The reason the first bit will be clocked out faster
than the other bits is due to the internal architecture of the part.
Sixteen clock pulses must be provided to the part to access to
full conversion result. The AD7898 provides four leading zeros,
followed by the 12-bit conversion result starting with the MSB
(DB11). The last data bit to be clocked out on the 15th fall-
ing clock edge is the LSB (DB0). On the 16th falling edge of
SCLK, the LSB (DB0) will be valid for a specified time to allow
REV. A
4
, specifies how long after the falling edge of the
4
and t
SDATA
SCLK
CONVST
THREE-STATE
5,
SCLK
TRACK/HOLD GOES INTO
that are quoted on the diagram.
CONVERSION IS
INITIATED AND
1
HOLD
4
Z
for the other bits (see Timing
ZERO
t
1
t
FOUR LEADING ZEROS
2
2
t
Figure 6. Serial Interface Timing Diagram Mode 0
CONVERT
t
3
ZERO
Figure 7. Data Read Operation in Mode 0
3
= 3.3 s
ZERO
CONVERSION
3.3 s LATER
4
ENDS
5
DB11
,
1
5
t
4
–11–
t
5
SERIAL READ
DB10
OPERATION
the bit to be read on the falling edge of the SCLK, then the
SDATA line is disabled (three-stated). After this last bit has
been clocked out, the SCLK input should return low and remain
low until the next serial data read operation. If there are extra
clock pulses after the 16th clock, the AD7898 will start over,
outputting data from its output register, and the data bus will no
longer be three-stated even when the clock stops. Provided the
serial clock has stopped before the next falling edge of CONVST,
the AD7898 will continue to operate correctly with the output
shift register being reset on the falling edge of CONVST. How-
ever, the SCLK line must be low when CONVST goes low in
order to correctly reset the output shift register.
The 16 serial clock input does not have to be continuous during
the serial read operation. The 16 bits of data (four leading zeros
and 12-bit conversion result) can be read from the AD7898 in a
number of bytes.
The AD7898 counts the serial clock edges to know which bit
from the output register should be placed on the SDATA out-
put. To ensure that the part does not lose synchronization, the
serial clock counter is reset on the falling edge of the CONVST
input, provided the SCLK line is low. The user should ensure
that the SCLK line remains low until the end of the conversion.
When the conversion is complete, the output register will be
loaded with the new conversion result and can be read from the
ADC with 16 clock cycles of SCLK.
READ OPERATION
FALLING EDGE OF
DB2
PRIOR TO NEXT
14
SHOULD END
CONVST
16
100ns
DB1
15
100ns MIN
t
6
DB0
REGISTER
IS RESET
OUTPUT
16
SERIAL
SHIFT
THREE-STATE
AD7898