AD8226BRZ-RL Analog Devices Inc, AD8226BRZ-RL Datasheet - Page 20

no-image

AD8226BRZ-RL

Manufacturer Part Number
AD8226BRZ-RL
Description
Precision InAmp
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD8226BRZ-RL

Amplifier Type
Instrumentation
Number Of Circuits
1
Output Type
Rail-to-Rail
Slew Rate
0.6 V/µs
-3db Bandwidth
1.5MHz
Current - Input Bias
20nA
Voltage - Input Offset
100µV
Current - Supply
350µA
Current - Output / Channel
13mA
Voltage - Supply, Single/dual (±)
2.2 V ~ 36 V, ±1.35 V ~ 18 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Gain Bandwidth Product
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
AD8226
REFERENCE TERMINAL
The output voltage of the AD8226 is developed with respect to
the potential on the reference terminal. This is useful when the
output signal needs to be offset to a precise midsupply level. For
example, a voltage source can be tied to the REF pin to level-
shift the output so that the AD8226 can drive a single-supply
ADC. The REF pin is protected with ESD diodes and should
not exceed either +V
For the best performance, source impedance to the REF
terminal should be kept below 2 Ω. As shown in Figure 58,
the reference terminal, REF, is at one end of a 50 kΩ resistor.
Additional impedance at the REF terminal adds to this 50 kΩ
resistor and results in amplification of the signal connected to
the positive input. The amplification from the additional R
can be computed by 2(50 kΩ + R
Only the positive signal path is amplified; the negative path
is unaffected. This uneven amplification degrades CMRR.
INPUT VOLTAGE RANGE
Figure 9 through Figure 15 and Figure 18 show the allowable
common-mode input voltage ranges for various output voltages
and supply voltages. The 3-op-amp architecture of the AD8226
applies gain in the first stage before removing common-mode
voltage with the difference amplifier stage. Internal nodes between
the first and second stages (Node 1 and Node 2 in Figure 58)
experience a combination of a gained signal, a common-mode
signal, and a diode drop. This combined signal can be limited
by the voltage supplies even when the individual input and
output signals are not limited.
For most applications, Figure 9 through Figure 15 and Figure 18
provide sufficient information to achieve a good design. For
applications where a more detailed understanding is needed,
Equation 1 to Equation 3 can be used to understand how the
gain (G), common-mode input voltage (V
voltage (V
the constants, V
These three formulas, along with the input and output range
specifications in Table 2 and Table 3, set the operating boundaries
of the part.
DIFF
V
), and reference voltage (V
INCORRECT
−LIMIT
AD8226
Figure 59. Driving the Reference Pin
REF
, V
S
or −V
+LIMIT
, and V
S
by more than 0.3 V.
V
REF
REF_LIMIT
)/(100 kΩ + R
+
OP1177
REF
CORRECT
) interact. The values for
AD8226
, are shown in Table 8.
CM
REF
), differential input
REF
).
REF
Rev. B | Page 20 of 28
Table 8. Input Voltage Range Constants for Various
Temperatures
Temperature
−40°C
+25°C
+85°C
+125°C
Performance Across Temperature
The common-mode input range shifts upward with temper-
ature. At cold temperatures, the part requires extra headroom
from the positive supply, and operation near the negative supply
has more margin. Conversely, hot temperatures require less
headroom from the positive supply, but are the worst-case
conditions for input voltages near the negative supply.
Recommendation for Best Performance
A typical part functions up to the boundaries described in this
section. However, for best performance, designing with a few
hundred millivolts extra margin is recommended. As signals
approach the boundary, internal transistors begin to saturate,
which can affect frequency and linearity performance.
If the application requirements exceed the boundaries, one
solution is to apply less gain with the AD8226, and then apply
additional gain later in the signal chain. Another option is to
use the pin-compatible AD8227.
LAYOUT
To ensure optimum performance of the AD8226 at the PCB
level, care must be taken in the design of the board layout.
The AD8226 pins are arranged in a logical manner to aid in
this task.
V
V
(
V
CM
CM
DIFF
+
2
)(
(
(
V
V
G
DIFF
DIFF
)
2
2
+
2
)(
)(
V
–IN
+IN
G
G
R
R
CM
G
G
Figure 60. Pinout Diagram
)
)
+
1
2
3
4
>
<
V
−0.55 V
−0.35 V
−0.15 V
−0.05 V
V
(Not to Scale)
+
−LIMIT
AD8226
TOP VIEW
V
V
REF
S
S
+
<
V
V
+
+
V
LIMIT
LIMIT
S
8
7
6
5
V
0.8 V
0.7 V
0.65 V
0.6 V
+V
V
REF
–V
+LIMIT
V
OUT
REF
S
S
_
LIMIT
V
1.3 V
1.15 V
1.05 V
0.9 V
REF_LIMIT
(1)
(2)
(3)

Related parts for AD8226BRZ-RL