AD8571ARMZ-REEL Analog Devices Inc, AD8571ARMZ-REEL Datasheet - Page 16

• Manufacturer Part Number: AD8571ARMZ-REEL
• Description: IC,Operational Amplifier,SINGLE,CMOS,TSSOP,8PIN,PLASTIC
• Manufacturer: Analog Devices Inc

Specifications of AD8571ARMZ-REEL

• Amplifier Type: Chopper (Zero-Drift)
• Number Of Circuits: 1
• Output Type: Rail-to-Rail
• Slew Rate: 0.4 V/µs
• Gain Bandwidth Product: 1.5MHz
• Current - Input Bias: 10pA
• Voltage - Input Offset: 1µV
• Current - Supply: 850µA
• Current - Output / Channel: 30mA
• Voltage - Supply, Single/dual (±): 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• -3db Bandwidth: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: AD8571ARMZ-REEL; AD8571ARMZ-REELTR

AD8571/AD8572/AD8574
Therefore,
Thus, the offset voltages of both the primary and nulling
amplifiers are reduced by the gain factor B
input offset voltage from several millivolts down to an effective
input offset voltage of submicrovolts. This autocorrection scheme
makes the AD857x family of amplifiers extremely precise.
HIGH GAIN, CMRR, AND PSRR
Common-mode and power supply rejection are indications of the
amount of offset voltage an amplifier has as a result of a change in
its input common-mode or power supply voltages. As shown in
the Amplification Phase section, the autocorrection architecture
of the AD857x allows it to effectively minimize offset voltages.
The technique also corrects for offset errors caused by common-
mode voltage swings and power supply variations, which results
in superb CMRR and PSRR figures in excess of 130 dB. Because
the autocorrection occurs continuously, these figures can be
maintained across the temperature range of the device (−40°C
to +125°C).
MAXIMIZING PERFORMANCE THROUGH PROPER
LAYOUT
To achieve the maximum performance of the extremely high
input impedance and low offset voltage of the AD857x, care
should be taken in the circuit board layout. The PCB surface
must remain clean and free of moisture to avoid leakage currents
between adjacent traces. Surface coating of the circuit board
reduces surface moisture and provides a humidity barrier, reducing
parasitic resistance on the board. The use of guard rings around
the amplifier inputs further reduces leakage currents. Figure 52
shows how the guard ring should be configured, and Figure 53
shows the top view of how a surface-mount layout can be
arranged. The guard ring does not need to be a specific width,
but it should form a continuous loop around both inputs. By
setting the guard ring voltage equal to the voltage at the non-
inverting input, parasitic capacitance is minimized as well. For
further reduction of leakage currents, components can be mounted
to the PCB using Teflon® standoff insulators.
V
IN
V
OS
,
EFF
Figure 52. Guard Ring Layout and Connections to
≈
V
IN
V
AD8572
OSA
Reduce PCB Leakage Currents
B
+
A
V
OSB
V
OUT
AD8572
V
IN
A
, which takes a typical
V
OUT
AD8572
V
(14)
OUT
Rev. E | Page 16 of 24
Other potential sources of offset error are thermoelectric
voltages on the circuit board. This voltage, also called Seebeck
voltage, occurs at the junction of two dissimilar metals and is
proportional to the junction temperature. The most common
metallic junctions on a circuit board are solder-to-board trace
and solder-to-component lead. Figure 54 shows a cross-section
view of the thermal voltage error sources. When the temperature
of the PCB at one end of the component (T
temperature at the other end (T
equal, resulting in a thermal voltage error.
This thermocouple error can be reduced by using dummy
components to match the thermoelectric error source. Placing
the dummy component as close as possible to its partner ensures
that both Seebeck voltages are equal, thus canceling the thermo-
couple error. Maintaining a constant ambient temperature on the
circuit board further reduces this error. The use of a ground
plane helps distribute heat throughout the board and also
reduces EMI noise pickup.
V
V
GUARD
RING
Figure 54. Mismatch in Seebeck Voltages Causes a Thermoelectric Voltage Error
IN1
TS1
COPPER
Figure 55. Using Dummy Components to Cancel Thermoelectric Voltage Errors
COMPONENT
TRACE
V
–
SC1
+
LEAD
–
Figure 53. Top View of AD8572 SOIC Layout with Guard Rings
+
V
R
ALIGNMENT TO R1 TO BALANCE SEEBECK VOLTAGES
R1
V
REF
S
IN
T
A1
SHOULD BE PLACED IN CLOSE PROXIMITY AND
R2
R
S
R1
SURFACE MOUNT
= R1
V–
COMPONENT
PC BOARD
AD8572
A2
), the Seebeck voltages are not
A
R
V
F
AD8571/AD8572/
AD8574
= 1 + (R
V+
IF T
V
TS1 +
A1
F
R2
/R1)
A1
≠ T
V
T
SC1
) differs from the
A2
A2
V
, THEN
≠ V
OUT
+
TS2 +
R1
V
–
V
SC2
REF
+
V
–
SOLDER
SC2
V
GUARD
RING
TS2
V
IN2