CS42L52-CNZR Cirrus Logic Inc, CS42L52-CNZR Datasheet - Page 44

IC,Soundcard Circuits,LLCC,40PIN,PLASTIC

CS42L52-CNZR

Manufacturer Part Number
CS42L52-CNZR
Description
IC,Soundcard Circuits,LLCC,40PIN,PLASTIC
Manufacturer
Cirrus Logic Inc
Type
Stereo Audior
Datasheet

Specifications of CS42L52-CNZR

Data Interface
Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
1 / 1
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
99 / 98
Voltage - Supply, Analog
1.65 V ~ 2.63 V
Voltage - Supply, Digital
1.65 V ~ 2.63 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
40-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1580 - REFERENCE DESIGN FOR CS42L52598-1508 - BOARD EVAL FOR 42LDB1 CODEC598-1505 - BOARD EVAL FOR CS42L52 CODEC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS42L52-CNZR
Manufacturer:
MINI
Quantity:
2 300
Part Number:
CS42L52-CNZR
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS42L52-CNZR
0
Company:
Part Number:
CS42L52-CNZR
Quantity:
14 000
44
6.4
6.4.1
6.4.2
6.5
6.5.1
PDN_HPB1
AUTO
7
7
Power Control 3 (Address 04h)
Clocking Control (Address 05h)
Headphone Power Control
Configures how the SPKR/HP pin, 31, controls the power for the headphone amplifier.
Speaker Power Control
Configures how the SPKR/HP pin, 31, controls the power for the speaker amplifier.
Auto-Detect
Configures the auto-detect circuitry for detecting the speed mode of the CODEC when operating as a
slave.
Notes:
1. The SPEED[1:0] bits are ignored and speed is determined by the MCLK/LRCK ratio.
2. When AUTO is disabled and the CODEC operates in master mode, the MCLKDIV2 bit is ignored.
3. Certain sample and MCLK frequencies require setting the SPEED[1:0] bits, the 32k_GROUP bit
PDN_HPx[1:0]
00
01
10
11
PDN_SPKx[1:0]
00
01
10
11
AUTO
0
1
Application:
(“32kHz Sample Rate Group” on page
page
affect dynamic range performance in the typical audio band. Refer to the referenced application for
more information.
PDN_HPB0
SPEED1
45) and RATIO[1:0] bits
6
6
Headphone Status
Headphone channel is ON when the SPKR/HP pin, 31, is LO.
Headphone channel is OFF when the SPKR/HP pin, 31, is HI.
Headphone channel is ON when the SPKR/HP pin, 31, is HI.
Headphone channel is OFF when the SPKR/HP pin, 31, is LO.
Headphone channel is always ON.
Headphone channel is always OFF.
Speaker Status
Speaker channel is ON when the SPKR/HP pin, 31, is LO.
Speaker channel is OFF when the SPKR/HP pin, 31, is HI.
Speaker channel is ON when the SPKR/HP pin, 31, is HI.
Speaker channel is OFF when the SPKR/HP pin, 31, is LO.
Speaker channel is always ON.
Speaker channel is always OFF.
Auto-detection of Speed Mode
Disabled
Enabled
“Serial Port Clocking” on page 34
PDN_HPA1
SPEED0
5
5
(“Internal MCLK/LRCK Ratio” on page
32k_GROUP
PDN_HPA0
4
4
45) and/or the VIDEOCLK bit
5/13/08
PDN_SPKB1
VIDEOCLK
3
3
PDN_SPKB0
RATIO1
2
2
45). Low sample rates may also
(“27 MHz Video Clock” on
PDN_SPKA1
RATIO0
1
1
CS42L52
PDN_SPKA0
MCLKDIV2
DS680F1
0
0

Related parts for CS42L52-CNZR