CS4352-DZZ Cirrus Logic Inc, CS4352-DZZ Datasheet - Page 14

• Manufacturer Part Number: CS4352-DZZ
• Description: IC,D/A CONVERTER,DUAL,24-BIT,TSSOP,20PIN
• Manufacturer: Cirrus Logic Inc

Specifications of CS4352-DZZ

• Number Of Bits: 24
• Data Interface: Serial
• Number Of Converters: 2
• Voltage Supply Source: Analog and Digital
• Power Dissipation (max): 158mW
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 20-TSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1518 - BOARD EVAL FOR CS4352 DAC
• Settling Time: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

14
4.7
4.7.1
4.7.2
4.7.3
4.8
Popguard Transient Control
The CS4352 uses a novel technique to minimize the effects of output transients during power-up and power-
down. This technology, when used with external DC-blocking capacitors in series with the audio outputs,
minimizes the audio transients commonly produced by single-ended, single-supply converters. It is activat-
ed inside the DAC when the RST pin is toggled and requires no other external control, aside from choosing
the appropriate DC-blocking capacitors.
Mute Control
The Mute Control pins go active during power-up initialization, reset, muting, or if the MCLK to LRCK ratio
is incorrect. These pins are intended to be used as control for external mute circuits to prevent the clicks
and pops that can occur in any single-ended, single-supply system.
Use of the Mute Control function is not mandatory but recommended for designs requiring the absolute min-
imum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system designer
to achieve idle channel noise/signal-to-noise ratios which are only limited by the external mute circuit.
Please see the CDB4352 data sheet for a suggested mute circuit for dual-supply systems. Alternately, the
FET muting circuit from the CS4351 data sheet may be used as well. This FET circuit must be placed in
series after the RC filter; otherwise noise may occur during muting conditions. Further ESD protection will
need to be taken into consideration for the FET used.
Power-Up
When the device is initially powered-up, the audio outputs, AOUTA and AOUTB, are clamped to GND.
Following a delay of approximately 1000 sample periods, each output begins to ramp toward the quies-
cent voltage. Approximately 10,000 LRCK cycles later, the outputs reach V
This gradual voltage ramping allows time for the external DC-blocking capacitors to charge to the quies-
cent voltage, minimizing audible power-up transients.
Power-Down
To prevent audible transients at power-down, the device must first enter its power-down state. When this
occurs, audio output ceases, and the internal output buffers are disconnected from AOUTA and AOUTB.
In their place, a soft-start current sink is substituted that allows the DC-blocking capacitors to slowly dis-
charge. Once this charge is dissipated, the power to the device may be turned off, and the system is ready
for the next power-on.
Discharge Time
To prevent an audio transient at the next power-on, the DC-blocking capacitors must fully discharge be-
fore turning on the power or exiting the power-down state. If full discharge does not occur, a transient will
occur when the audio outputs are initially clamped to GND. The time that the device must remain in the
power-down state is related to the value of the DC-blocking capacitance and the output load. For example,
with a 3.3 µF capacitor, the minimum power-down time will be approximately 0.4 seconds.
Q
and audio output begins.
CS4352
DS684F2