MC100LVEL11
3.3V ECL 1:2
Differential Fanout Buffer
Description
The MC100LVEL11 is a differential 1:2 fanout buffer. The device is
functionally similar to the E111 device but with higher performance
capabilities. Having within-device skews and output transition times
significantly improved over the E111, the LVEL11 is ideally suited for
those applications which require the ultimate in AC performance.
The differential inputs of the LVEL11 employ clamping circuitry to
maintain stability under open input conditions. If the inputs are left open
(pulled to V
) the Q outputs will go LOW.
EE
Features
•
330 ps Propagation Delay
•
5 ps Skew Between Outputs
•
High Bandwidth Output Transitions
•
The 100 Series Contains Temperature Compensation
•
PECL Mode Operating Range: V
CC
with V
= 0 V
EE
•
NECL Mode Operating Range: V
CC
with V
= −3.0 V to −3.8 V
EE
•
Internal Input Pulldown Resistors on D,
Pullup and Pulldown Resistors on D
•
Q Output will Default LOW with Inputs Open or at V
•
Pb−Free Packages are Available
Q
1
0
Q
2
0
Q
3
1
Q
4
1
Figure 1. Logic Diagram and Pinout Assignment
© Semiconductor Components Industries, LLC, 2009
January, 2009 − Rev. 11
= 3.0 V to 3.8 V
= 0 V
EE
8
V
CC
7
D
6
D
5
V
EE
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
1
http://onsemi.com
MARKING
DIAGRAMS*
8
8
1
KVL11
ALYW
G
SOIC−8
D SUFFIX
1
CASE 751
8
8
1
KV11
ALYWG
TSSOP−8
G
DT SUFFIX
1
CASE 948R
1
4
DFN8
MN SUFFIX
CASE 506AA
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
M = Date Code
G = Pb−Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
Publication Order Number:
MC100LVEL11/D