AD1835AASZ Analog Devices Inc, AD1835AASZ Datasheet
AD1835AASZ
Specifications of AD1835AASZ
Available stocks
Related parts for AD1835AASZ
AD1835AASZ Summary of contents
Page 1
FEATURES 5 V Stereo Audio System with 3.3 V Tolerant Digital Interface Supports kHz Sample Rates 192 kHz Sample Rate Available on 1 DAC Supports 16-/20-/24-Bit Word Lengths Multibit - Modulators with Perfect Differential Linearity Restoration for ...
Page 2
AD1835A–SPECIFICATIONS TEST CONDITIONS Supply Voltages (AVDD, DVDD) 5.0 V Ambient Temperature 25°C Input Clock 12.288 MHz (256 ADC Input Signal 1.0078125 kHz, –1 dBFS (Full Scale) DAC Input Signal 1.0078125 kHz, 0 dBFS (Full Scale) Input Sample Rate (f ) ...
Page 3
Parameter ADC DECIMATION FILTER, 96 kHz* Pass Band Pass-Band Ripple Stop Band Stop-Band Attenuation Group Delay DAC INTERPOLATION FILTER, 48 kHz* Pass Band Pass-Band Ripple Stop Band Stop-Band Attenuation Group Delay DAC INTERPOLATION FILTER, 96 kHz* Pass Band Pass-Band Ripple ...
Page 4
AD1835A TIMING SPECIFICATIONS Parameter MASTER CLOCK AND RESET t MCLK High MH t MCLK Low ML PD/RST Low t PDR ® SPI PORT t CCLK High CCH t CCLK Low CCL t CCLK Period CCP t CDATA Setup CDS t ...
Page 5
Parameter TDM256 MODE (Master, 48 kHz and 96 kHz) t BCLK Delay TBD t FSTDM Delay FSD t ASDATA Delay TABDD t DSDATA1 Setup TDDS t DSDATA1 Hold TDDH TDM256 MODE (Slave, 48 kHz and 96 kHz) f BCLK Frequency ...
Page 6
... Model AD1835AAS AD1835AAS-REEL AD1835AASZ* AD1835AASZ-REEL* EVAL-AD1835AEB *Z = Pb-free part. CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1835A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges ...
Page 7
DVDD CLATCH PD/RST AGND OUTLN1 OUTLP1 OUTRN1 OUTRP1 AGND AVDD OUTLN2 OUTLP2 Pin Number Mnemonic 1, 39 DVDD 2 CLATCH 3 CIN PD/RST 4 5, 10, 16, 24, 30, 35 AGND 6, 12, 25, 31 OUTLNx 7, 13, 26, 32 ...
Page 8
AD1835A–Typical Performance Characteristics 0 –50 –100 –150 0 5 FREQUENCY – Normalized to TPC 1. ADC Composite Filter Response 5 0 –5 –10 –15 –20 –25 – FREQUENCY – Hz TPC 2. ADC High-Pass Filter Response, f ...
Page 9
FREQUENCY – kHz TPC 7. DAC Composite Filter Response, f 0.10 0.05 0 –0.05 –0. FREQUENCY – kHz TPC 8. DAC Composite Filter Response, f (Pass-Band Section) REV. A 0.2 ...
Page 10
AD1835A DEFINITIONS Dynamic Range The ratio of a full-scale input signal to the integrated input noise in the pass band ( kHz), expressed in decibels (dB). Dynamic range is measured with a –60 dB input signal and ...
Page 11
Each DAC has independent volume control and clickless mute functions. The ADC comprises two 24-bit conversion channels with multibit - modulators and decimation filters. The AD1835A also contains an on-chip reference with a nominal value of ...
Page 12
AD1835A DAC I/P CLOCK SCALING 1 MCLK 2 12.288MHz 2/3 ADC O/P t CLS t CLATCH CCP CCLK CIN D15 D14 t COUT COE Table III. ADC Sample Rate Settings Sample Rate ADC Control 1 Register IMCLK/512 1100000xx0xxxxxx (48 kHz) ...
Page 13
The format is similar to the Motorola SPI format except the input data-word is 16 bits wide. The maximum serial bit clock frequency is 12.5 MHz and may be completely asynchronous to the sample rate of the ADCs and DACs. ...
Page 14
AD1835A t ABH ABCLK t ABL t ALS ALRCLK ASDATA LEFT-JUSTIFIED MSB MODE ASDATA COMPATIBLE MODE ASDATA RIGHT-JUSTIFIED MODE t DBH DBCLK t DBL t DLS DLRCLK t DDS DSDATA LEFT-JUSTIFIED MSB MODE DSDATA ...
Page 15
LRCLK 128 BCLKs BCLK 16 BCLKs ADC SLOT 1 SLOT 5 SLOT 2 SLOT 3 SLOT 4 DATA LEFT RIGHT MSB MSB – 1 MSB – 2 Figure 7. ADC Packed Mode 128 LRCLK 256 BCLKs BCLK 32 BCLKs SLOT ...
Page 16
AD1835A 2 Pin Name I 2 ASDATA ( DSDATA1 ( DSDATA2 (I)/AAUXDATA1 ( DSDATA3 (I)/AAUXDATA2 ( DSDATA4 (I)/AAUXDATA3 (I) I ALRCLK (O) LRCLK for ADC ABCLK (O) BCLK for ADC DLRCLK (I)/AUXLRCLK(I/O) ...
Page 17
LRCLK BCLK ADC No. 1 SLAVE DATA MCLK LRCLK BCLK ADC No. 2 SLAVE DATA MCLK LRCLK BCLK ADC No. 3 SLAVE DATA MCLK Figure 14. Auxiliary Mode Connection (Master Mode) to SHARC LRCLK BCLK ADC No. 1 MASTER DATA ...
Page 18
AD1835A CONTROL/STATUS REGISTERS The AD1835A has 15 control registers which are used to set the operating mode of the part. The other two registers, ADC Peak 0 and ADC Peak 1, are read-only and should not be programmed. ...
Page 19
Register Address Register Name 0000 DACCTRL1 0001 DACCTRL2 0010 DACVOL1 0011 DACVOL2 0100 DACVOL3 0101 DACVOL4 0110 DACVOL5 0111 DACVOL6 1000 DACVOL7 1001 DACVOL8 1010 ADCPeak0 1011 ADCPeak1 1100 ADCCTRL1 1101 ADCCTRL2 1110 ADCCTRL3 1111 Reserved Address R/W RES De-emphasis ...
Page 20
AD1835A Table VIII. DAC Volume Control Function Address R/W RES DAC Volume 15, 14, 13 0010 = DACL1 0 0 0000000000 = Mute 0011 = DACR1 0000000001 ...
Page 21
CASCADE MODE Dual AD1835A Cascade The AD1835A can be cascaded to an additional AD1835A which, in addition to six external stereo ADCs, can be used to create a 32-channel audio system with 16 inputs and 16 outputs. The cascade is ...
Page 22
AD1835A 47 F 600Z 5.76k 5.76k AUDIO + INPUT 120pF NPO 100pF NPO OP275 V REF 5.76k 5.76k 750k OP275 V REF Figure 18. Typical ADC Input Filter Circuit V 237 (2.25V) ADCxN 1nF NPO 100pF NPO OUTx 1nF NPO ...
Page 23
MAX REV. A OUTLINE DIMENSIONS 52-Lead Metric Quad Flat Package [MQFP] (S-52-1) Dimensions shown in millimeters 1.03 2.45 0.88 MAX 0. SEATING PLANE 7.80 REF 0.23 0.11 VIEW A 7 PIN ...
Page 24
AD1835A Revision History Location 12/03—Data Sheet changed from REV REV. A. Changes to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . ...