AD674BBR Analog Devices Inc, AD674BBR Datasheet - Page 7

• Manufacturer Part Number: AD674BBR
• Description: ADC Single SAR 12-Bit Parallel 28-Pin SOIC W
• Manufacturer: Analog Devices Inc

Specifications of AD674BBR

• Package: 28SOIC W
• Resolution: 12 Bit
• Architecture: SAR
• Number Of Adcs: 1
• Number Of Analog Inputs: 2
• Digital Interface Type: Parallel
• Input Type: Voltage
• Polarity Of Input Voltage: Unipolar|Bipolar
• Rohs Status: RoHS non-compliant
• Number Of Bits: 12
• Sampling Rate (per Second): 66k
• Data Interface: Parallel
• Number Of Converters: 1
• Power Dissipation (max): 375mW
• Voltage Supply Source: Dual ±
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 28-SOIC (0.300", 7.50mm Width)

CIRCUIT OPERATION
The AD674B and AD774B are complete 12-bit monolithic A/D
converters that require no external components to provide the
complete successive-approximation analog-to-digital conversion
function. A block diagram is shown in Figure 5.
READ/CONVERT R/C
When the control section is commanded to initiate a conversion
(as described later) it enables the clock and resets the
successive-approximation register (SAR) to all zeroes. Once a
conversion cycle has begun, it cannot be stopped or restarted
and data is not available from the output buffers. The SAR,
timed by the clock, will sequence through the conversion cycle
and return an end-of-convert flag to the control section. The
control section will then disable the clock, bring the output
status flag low, and enable control functions to allow data read
by external command.
During the conversion cycle, the internal 12-bit current output
DAC is sequenced by the SAR from the most significant bit
(MSB) to least significant bit (LSB) to provide an output cur-
rent that accurately balances the input signal current through
the divider network. The comparator determines whether the
addition of each successively weighted bit current causes the
DAC current sum to be greater or less than the input current; if
the sum is less, the bit is left on; if more, the bit is turned off.
After testing all the bits, the SAR contains a 12-bit binary code
that accurately represents the input signal to within ± 1/2 LSB.
The temperature-compensated reference provides the primary
voltage reference to the DAC and guarantees excellent stability
with both time and temperature. The reference is trimmed to
10.00 V ± 1%; it can supply up to 2.0 mA to an external load in
addition to the requirements of the reference input resistor
(0.5 mA) and bipolar offset resistor (0.5 mA). Any external load
on the reference must remain constant during conversion. The
thin-film application resistors are trimmed to match the full-
scale output current of the DAC. The input divider network
provides a 10 V or 20 V input range. The bipolar offset resistor
is grounded for unipolar operation and connected to the 10 V
reference for bipolar operation.
DATA MODE SELECT
REFERENCE INPUT
ANALOG COMMON
–12V/–15V SUPPLY
SHORT CYCLE A
BIPOLAR OFFSET
BYTE ADDRESS/
10V REFERENCE
12V/15V SUPPLY
10V SPAN INPUT
20V SPAN INPUT
CHIP ENABLE
CHIP SELECT
5V SUPPLY
REF OUT
BIPOFF
V
REF IN
LOGIC
10V
20V
12/8
V
V
CS
CE
AC
CC
EE
0
IN
IN
10
11
12
13
14
1
2
3
4
5
6
7
8
9
199.95
k
REF
10V
VOLTAGE
DIVIDER
CLOCK
CONTROL
+
–
DAC
–
+
I REF
AD674B/AD774B
COMP
SAR
N
I DAC
V
EE
12
O
MSB
3
S
T
A
T
E
U
T
P
U
T
B
U
F
F
E
R
S
LSB
N
B
B
A
N
B
B
B
N
B
B
C
Y
L
E
Y
L
E
Y
L
E
28
27
26
25
24
23
22
21
20
19
18
17
16
15
STATUS
STS
DB11 (MSB)
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0 (LSB)
DIGITAL
COMMON DC
DIGITAL
DATA
OUTPUTS
DRIVING THE ANALOG INPUT
The AD674B and AD774B are successive-approximation analog-
to-digital converters. During the conversion cycle, the ADC input
current is modulated by the DAC test current at approximately
a 1 MHz rate. Thus it is important to recognize that the signal
source driving the ADC must be capable of holding a constant
output voltage under dynamically changing load conditions.
The closed-loop output impedance of an op amp is equal to the
open-loop output impedance (usually a few hundred ohms)
divided by the loop gain at the frequency of interest. It is often
assumed that the loop gain of a follower-connected op amp is
sufficiently high to reduce the closed-loop output impedance to
a negligibly small value, particularly if the signal is low fre-
quency. However, the amplifier driving the ADC must either
have sufficient loop gain at 1 MHz to reduce the closed-loop
output impedance to a low value or have low open-loop output
impedance. This can be accomplished by using a wideband op
amp, such as the AD711.
If a sample-hold amplifier is required, the monolithic AD585 or
AD781 is recommended, with the output buffer driving the
AD674B or AD774B input directly. A better alternative is the
AD1674, which is a 10 µs sampling ADC in the same pinout as the
AD574A, AD674A, or AD774B and is functionally equivalent.
SUPPLY DECOUPLING AND LAYOUT
CONSIDERATION
It is critical that the power supplies be filtered, well regulated,
and free from high-frequency noise. Use of noisy supplies will
cause unstable output codes. Switching power supplies is not
recommended for circuits attempting to achieve 12-bit accuracy
unless great care is used in filtering any switching spikes present
in the output. Few millivolts of noise represent several counts of
error in a 12-bit ADC.
Decoupling capacitors should be used on all power supply pins;
the 5 V supply decoupling capacitor should be connected directly
from Pin 1 to Pin 15 (digital common) and the +V
pins should be decoupled directly to analog common (Pin 9). A
suitable decoupling capacitor is a 4.7 µF tantalum type in paral-
lel with a 0.1 µF ceramic disc type.
RESISTORS
CURRENT
LIMITING
FEEDBACK TO AMPLIFIER
ANALOG COMMON
V–
V+
I
CHANGES IN TEST CURRENT.
AMPLIFIER PULSE LOAD
RESPONSE LIMITED BY
OPEN-LOOP OUTPUT IMPEDANCE.
IN
IS MODULATED BY
AD674B/AD774B
I
DIFF
R
IN
I
I
IN
TEST
ADC
COMPARATOR
CC
and –V
CURRENT
OUTPUT
SAR
DAC
EE