72V36110L15PFI Integrated Device Technology (Idt), 72V36110L15PFI Datasheet
72V36110L15PFI
Specifications of 72V36110L15PFI
Related parts for 72V36110L15PFI
72V36110L15PFI Summary of contents
Page 1
FEATURES: • • • • • Choose among the following memory organizations: IDT72V36100 ⎯ ⎯ ⎯ ⎯ ⎯ 65,536 x 36 IDT72V36110 ⎯ ⎯ ⎯ ⎯ ⎯ 131,072 x 36 • • • • • Higher density, 2Meg and 4Meg ...
Page 2
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 DESCRIPTION: The IDT72V36100/72V36110 are exceptionally deep, high speed, CMOS First-In-First-Out (FIFO) memories with clocked read and write controls and a flexible Bus-Matching x36/x18/x9 data flow. These FIFOs ...
Page 3
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 DESCRIPTION (CONTINUED) WCLK when WEN is asserted. During Asynchronous operation only the WR input is used to write data into the FIFO. Data is written on a ...
Page 4
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 DESCRIPTION (CONTINUED) operation, which consists of activating REN and enabling a rising RCLK edge, will shift the word from internal memory to the data output lines. In ...
Page 5
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 asynchronous PAE/PAF configuration is selected, the PAE is asserted LOW on the LOW-to-HIGH transition of RCLK. PAE is reset to HIGH on the LOW- to-HIGH transition ...
Page 6
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 PIN DESCRIPTION (TQFP AND PBGA PACKAGES) Symbol Name I/O BM (1) Bus-Matching I BM works with IW and OW to select the bus sizes for both write ...
Page 7
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 PIN DESCRIPTION-CONTINUED (TQFP & PBGA PACKAGES) Symbol Name I/O SEN SEN enables serial loading of programmable flag offsets. Serial Enable I If Synchronous operation of the write ...
Page 8
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 ABSOLUTE MAXIMUM RATINGS Symbol Rating V (2) Terminal Voltage TERM with respect to GND T Storage STG Temperature I DC Output Current OUT NOTES: 1. Stresses greater ...
Page 9
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 ELECTRICAL CHARACTERISTICS (Commercial 3.3V ± 0.15V 0°C to +70°C; Industrial Symbol Parameter f Clock Cycle Frequency S t Data ...
Page 10
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 ELECTRICAL CHARACTERISTICS (Commercial 3.3V ± 0.15V 0°C to +70°C;Industrial Symbol Parameter f (4) Cycle Frequency (Asynchronous mode ...
Page 11
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 TEST CONDITIONS Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load for t = 10ns CLK Output Load ...
Page 12
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 FUNCTIONAL DESCRIPTION TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH (FWFT) MODE The IDT72V36100/72V36110 support two different timing modes of operation: IDT Standard mode or First ...
Page 13
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 TABLE 2 — DEFAULT PROGRAMMABLE FLAG OFFSETS IDT72V36100, 72V36110 LD FSEL1 FSEL0 ...
Page 14
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 TABLE 3 ⎯ STATUS FLAGS FOR IDT STANDARD MODE IDT72V36100 0 Number of ( Words in (n+1) to 32,768 FIFO 32,769 to (65,536-(m+1)) (65,536-m) ...
Page 15
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 WEN REN NOTES: 1. The programming method can only be selected at ...
Page 16
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 1st Parallel Offset Write/Read Cycle D/Q35 D/Q19 D/Q17 D/Q8 EMPTY OFFSET REGISTER (PAE ...
Page 17
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 1st Parallel Offset Write/Read Cycle D/Q8 EMPTY OFFSET REGISTER (PAE 2nd Parallel Offset Write/Read Cycle D/Q8 EMPTY OFFSET REGISTER (PAE ...
Page 18
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 SERIAL PROGRAMMING MODE If Serial Programming mode has been selected, as described above, then programming of PAE and PAF values can be achieved by using a combination ...
Page 19
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 FWFT mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting OR HIGH. During this period, the internal read pointer is ...
Page 20
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 SIGNAL DESCRIPTION INPUTS: DATA Data inputs for 36-bit wide data ( data inputs for 18-bit wide data ...
Page 21
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (EF) to indicate whether ...
Page 22
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 BUS-MATCHING (BM, IW, OW) The pins BM, IW and OW are used to define the input and output bus widths. During Master Reset, the state of these ...
Page 23
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 asynchronous PAE configuration is selected, the PAE is asserted LOW on the LOW-to-HIGH transition of the Read Clock (RCLK). PAE is reset to HIGH on the ...
Page 24
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 BYTE ORDER ON INPUT PORT: BYTE ORDER ON OUTPUT PORT ...
Page 25
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 BYTE ORDER ON INPUT PORT: BYTE ORDER ON OUTPUT PORT BYTE ...
Page 26
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 MRS t RSS REN t RSS WEN t RSS FWFT/SI t RSS LD t RSS ASYW, ASYR t RSS FSEL0, FSEL1 t RSS BM, OW ...
Page 27
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 PRS t RSS REN t RSS WEN t RSS RT t RSS SEN EF/OR FF/IR PAE PAF 36-BIT FIFO TM t ...
Page 28
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 WRITE WCLK 1 (1) t SKEW1 WEN RCLK t t ENS ENH REN ...
Page 29
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 36-BIT FIFO TM 29 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES OCTOBER 22, 2008 ...
Page 30
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 36-BIT FIFO TM 30 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES OCTOBER 22, 2008 ...
Page 31
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 RCLK t t ENS ENH t RTS REN WCLK t RTS WEN t ENS RT EF PAE HF ...
Page 32
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 RCLK t t ENH ENS t RTS REN WCLK t RTS WEN t ENS RT OR PAE HF PAF NOTES: ...
Page 33
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 RCLK t ENS REN WCLK t RTS WEN t ENS RT EF PAE HF PAF NOTES: 1. ...
Page 34
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 RCLK t ENS REN x+1 WCLK t RTS WEN t ENS RT OR PAE HF PAF NOTES ...
Page 35
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 WCLK LD WEN NOTE: 1. This timing diagram illustrates programming with an input bus width of 36 bits. Figure 16. Parallel Loading ...
Page 36
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 CLKH CLKL WCLK t ENS t ENH WEN (2) n words in FIFO , PAE (3) n+1 words in FIFO t SKEW2 RCLK 1 REN ...
Page 37
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 CLKH WCLK WEN n words in FIFO PAE words in FIFO RCLK REN NOTES PAE offset. 2. For IDT Standard ...
Page 38
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 RCLK REN FFA NOTE LOW and WEN = LOW. Figure 23. Asynchronous Write, ...
Page 39
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 Write WCLK 1 WEN SKEW t CYL Last Word W X NOTE LOW and REN = ...
Page 40
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 CYC t t CYH CYL Last Word in O/P Register t RPE t EFA EF NOTES ...
Page 41
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 OPTIONAL CONFIGURATIONS WIDTH EXPANSION CONFIGURATION Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any ...
Page 42
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 FWFT/SI FWFT/SI WRITE CLOCK WCLK WRITE ENABLE WEN IDT 72V36100 INPUT READY 72V36110 IR n DATA IN Dn Figure 30. Block Diagram of 131,072 x 36 and ...
Page 43
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 JTCKR t JTCKF t JTCKL TCK TDI/ TMS TDO t JRSR TRST (1) t JRST NOTE: 1. During power up, TRST could be driven low or ...
Page 44
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 JTAG INTERFACE Five additional pins (TDI, TDO, TMS, TCK and TRST) are provided to support the JTAG boundary scan interface. The IDT72V36100/72V36110 incorporates the necessary tap controller ...
Page 45
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 Input = TMS NOTE: 1. Five consecutive TCK cycles with TMS = 1 will reset the TAP. Refer to the IEEE Standard Test Access Port ...
Page 46
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 THE INSTRUCTION REGISTER The Instruction register allows an instruction to be shifted in serially into the processor at the rising edge of TCLK. The Instruction is used ...
Page 47
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II 65,536 x 36 and 131,072 x 36 HIGH-IMPEDANCE The optional High-Impedance instruction sets all outputs (including two-state as well as three-state types disabled (high-impedance) state and selects the one-bit ...
Page 48
ORDERING INFORMATION XXXXX X XX Device Type Power Speed Package NOTES: 1. Industrial temperature range product for 7-5ns and 15ns are available as standard device. All other speed grades are available by special order. 2. Green parts are available. For ...