XC2V1000-4FG256I Xilinx Inc, XC2V1000-4FG256I Datasheet - Page 81

no-image

XC2V1000-4FG256I

Manufacturer Part Number
XC2V1000-4FG256I
Description
FPGA Virtex-II™ Family 1M Gates 11520 Cells 650MHz 0.15um/0.12um (CMOS) Technology 1.5V 256-Pin FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-IIr
Datasheet

Specifications of XC2V1000-4FG256I

Package
256FBGA
Family Name
Virtex-II™
Device Logic Units
11520
Device System Gates
1000000
Number Of Registers
10240
Maximum Internal Frequency
650 MHz
Typical Operating Supply Voltage
1.5 V
Maximum Number Of User I/os
172
Ram Bits
737280
Number Of Labs/clbs
1280
Total Ram Bits
737280
Number Of I /o
172
Number Of Gates
1000000
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Logic Elements/cells
-
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2V1000-4FG256I
Manufacturer:
MAXIM
Quantity:
450
Part Number:
XC2V1000-4FG256I
Manufacturer:
XILINX
Quantity:
853
Part Number:
XC2V1000-4FG256I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2V1000-4FG256I
Manufacturer:
NS
Quantity:
400
Part Number:
XC2V1000-4FG256I
Manufacturer:
XILINX
0
Part Number:
XC2V1000-4FG256I
0
Virtex-II Pin-to-Pin Input Parameter Guidelines
All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock
loading. Values are expressed in nanoseconds unless otherwise noted.
Global Clock Setup and Hold for LVTTL Standard, With DCM
Table 36: Global Clock Setup and Hold for LVTTL Standard, With DCM
DS031-3 (v3.5) November 5, 2007
Product Specification
Notes:
1. IFF = Input Flip-Flop or Latch
2. Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
Input Setup and Hold Time Relative
to Global Clock Input Signal for
LVTTL Standard.
For data input with different
standards, adjust the setup time
delay by the values shown in
Input Switching Characteristics
Standard Adjustments, page
No Delay
Global Clock and IFF with DCM
relative to the Global Clock input signal with the slowest route and heaviest load.
Description
R
11.
IOB
T
PSDCM
Symbol
/T
PHDCM
www.xilinx.com
Virtex-II Platform FPGAs: DC and Switching Characteristics
XC2V1000
XC2V1500
XC2V2000
XC2V3000
XC2V4000
XC2V6000
XC2V8000
XC2V250
XC2V500
XC2V40
XC2V80
Device
1.60/–0.90
1.60/–0.90
1.60/–0.90
1.60/–0.90
1.60/–0.90
1.60/–0.90
1.70/–0.90
1.70/–0.90
1.70/–0.90
1.70/–0.90
-6
Speed Grade
1.60/–0.90
1.60/–0.90
1.60/–0.90
1.60/–0.90
1.60/–0.90
1.60/–0.90
1.70/–0.90
1.70/–0.90
1.70/–0.90
1.70/–0.90
1.70/–0.90
-5
1.84/–0.76
1.84/–0.76
1.84/–0.76
1.84/–0.76
1.84/–0.76
1.84/–0.76
1.96/–0.76
1.96/–0.76
1.96/–0.76
1.96/–0.76
1.96/–0.76
-4
Module 3 of 4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
33

Related parts for XC2V1000-4FG256I