XC6SLX45-2FGG484I Xilinx Inc, XC6SLX45-2FGG484I Datasheet - Page 65

no-image

XC6SLX45-2FGG484I

Manufacturer Part Number
XC6SLX45-2FGG484I
Description
FPGA Spartan®-6 Family 43661 Cells 45nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan® 6 LXr
Datasheet

Specifications of XC6SLX45-2FGG484I

Package
484FBGA
Family Name
Spartan®-6
Device Logic Cells
43661
Device Logic Units
27288
Number Of Registers
54576
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
316
Ram Bits
2138112
Package / Case
484-BGA
Mounting Type
Surface Mount
Voltage - Supply
1 V ~ 3.6 V
Operating Temperature
-40°C ~ 100°C
Number Of I /o
316
Number Of Logic Elements/cells
43661
No. Of Logic Blocks
6822
No. Of Macrocells
43661
Family Type
Spartan-6
No. Of Speed Grades
2
Total Ram Bits
2138112
No. Of I/o's
316
Clock Management
DCM, PLL
Core Supply Voltage Range
1.14V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC6SLX45-2FGG484I
Manufacturer:
XILINX
Quantity:
615
Part Number:
XC6SLX45-2FGG484I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC6SLX45-2FGG484I
Manufacturer:
XILINX
0
Part Number:
XC6SLX45-2FGG484I
Manufacturer:
XILINX
Quantity:
135
Part Number:
XC6SLX45-2FGG484I
0
Table 71: Global Clock Setup and Hold With PLL in System-Synchronous Mode
DS162 (v2.0) March 31, 2011
Preliminary Product Specification
Notes:
1.
2.
3.
Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.
T
PSPLL
Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock
input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using
the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
IFF = Input Flip-Flop or Latch
Use IBIS to determine any duty-cycle distortion incurred using various standards.
Symbol
/ T
PHPLL
No Delay Global Clock and IFF
System-Synchronous Mode
Description
(2)
with PLL in
www.xilinx.com
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
XC6SLX4
XC6SLX9
XC6SLX16
XC6SLX25
XC6SLX25T
XC6SLX45
XC6SLX45T
XC6SLX75
XC6SLX75T
XC6SLX100
XC6SLX100T
XC6SLX150
XC6SLX150T
Device
–0.03
1.37/
1.37/
1.33/
1.65/
1.70/
1.55/
1.57/
1.77/
1.80/
1.44/
1.51/
1.39/
1.41/
0.25
0.21
0.28
0.28
0.18
0.18
0.21
0.21
0.32
0.32
0.49
0.49
-3
(1)
–0.02
1.48/
1.53/
1.71/
1.71/
1.64/
1.64/
1.89/
1.89/
1.52/
1.52/
1.48/
1.48/
0.21
0.28
0.28
0.18
0.18
0.21
0.21
0.32
0.32
0.49
0.49
Speed Grade
N/A
-3N
–0.02
1.52/
1.52/
1.60/
1.91/
1.91/
1.75/
1.75/
2.13/
2.13/
1.70/
1.70/
1.67/
1.67/
0.41
0.26
0.28
0.28
0.18
0.18
0.21
0.21
0.32
0.32
0.49
0.49
-2
2.07/
2.07/
1.57/
2.44/
2.02/
2.46/
1.78/
1.94/
0.69
0.69
0.48
0.76
0.90
0.53
0.86
0.94
N/A
N/A
N/A
N/A
N/A
-1L
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
65

Related parts for XC6SLX45-2FGG484I