MAX2112CTI+ Maxim Integrated Products, MAX2112CTI+ Datasheet - Page 14

• Manufacturer Part Number: MAX2112CTI+
• Description: RF Receiver Direct Conversion Tu ner for DVB-S2 -40 t
• Manufacturer: Maxim Integrated Products

Specifications of MAX2112CTI+

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

The MAX2112 uses a 2-wire I
face consisting of a serial-data line (SDA) and a serial-
clock line (SCL). SDA and SCL facilitate bidirectional
communication between the MAX2112 and the master
at clock frequencies up to 400kHz. The master initiates
a data transfer on the bus and generates the SCL sig-
nal to permit data transfer. The MAX2112 behaves as a
slave device that transfers and receives data to and
from the master. SDA and SCL must be pulled high
with external pullup resistors (1kΩ or greater) for proper
bus operation. Pullup resistors should be referenced to
the MAX2112’s V
One bit is transferred during each SCL clock cycle. A
minimum of nine clock cycles is required to transfer a
byte in or out of the MAX2112 (8 bits and an ACK/NACK).
The data on SDA must remain stable during the high
period of the SCL clock pulse. Changes in SDA while
SCL is high and stable are considered control signals
(see the START and STOP Conditions section). Both SDA
and SCL remain high when the bus is not busy.
The master initiates a transmission with a START condi-
tion (S), which is a high-to-low transition on SDA while
SCL is high. The master terminates a transmission with
a STOP condition (P), which is a low-to-high transition
on SDA while SCL is high.
Data transfers are framed with an acknowledge bit
(ACK) or a not-acknowledge bit (NACK). Both the mas-
ter and the MAX2112 (slave) generate acknowledge
bits. To generate an acknowledge, the receiving device
must pull SDA low before the rising edge of the
acknowledge-related clock pulse (ninth pulse) and
keep it low during the high period of the clock pulse.
To generate a not-acknowledge condition, the receiver
allows SDA to be pulled high before the rising edge of
the acknowledge-related clock pulse, and leaves SDA
high during the high period of the clock pulse.
Monitoring the acknowledge bits allows for detection of
unsuccessful data transfers. An unsuccessful data
transfer happens if a receiving device is busy or if a
system fault has occurred. In the event of an unsuc-
cessful data transfer, the bus master must reattempt
communication at a later time.
Complete, Direct-Conversion
Tuner for DVB-S2 Applications
Figure 2. Example: Write Registers 0 through 2 with 0x0E, 0xD8, and 0xE1, respectively.
14
START
Acknowledge and Not-Acknowledge Conditions
______________________________________________________________________________________
WRITE DEVICE
ADDRESS
1100000
CC
.
START and STOP Conditions
R/W
0
2-Wire Serial Interface
2
C-compatible serial inter-
ACK
—
WRITE REGISTER
ADDRESS
0x00
ACK
—
WRITE DATA TO
REGISTER 0x00
0x0E
The MAX2112 has a 7-bit slave address that must be
sent to the device following a START condition to initi-
ate communication. The slave address is internally pro-
grammed to 1100000. The eighth bit (R/W) following
the 7-bit address determines whether a read or write
operation occurs.
The MAX2112 continuously awaits a START condition
followed by its slave address. When the device recog-
nizes its slave address, it acknowledges by pulling the
SDA line low for one clock period; it is ready to accept
or send data depending on the R/W bit (Figure 1).
The write/read address is C0/C1 if ADDR pin is con-
nected to ground. The write/read address is C2/C3 if
ADDR pin is connected to V
When addressed with a write command, the MAX2112
allows the master to write to a single register or to multi-
ple successive registers.
A write cycle begins with the bus master issuing a
START condition followed by the seven slave address
bits and a write bit (R/W = 0). The MAX2112 issues an
ACK if the slave address byte is successfully received.
The bus master must then send to the slave the address
of the first register it wishes to write to (see Table 1 for
register addresses). If the slave acknowledges the
address, the master can then write one byte to the regis-
ter at the specified address. Data is written beginning
with the most significant bit. The MAX2112 again issues
an ACK if the data is successfully written to the register.
The master can continue to write data to the successive
internal registers with the MAX2112 acknowledging each
successful transfer, or it can terminate transmission by
issuing a STOP condition. The write cycle does not termi-
nate until the master issues a STOP condition.
Figure 1. MAX2112 Slave Address Byte with ADDR Pin
Connected to Ground
SDA
SCL
S
ACK
—
1
1
WRITE DATA TO
REGISTER 0x01
1
2
0xD8
SLAVE ADDRESS
0
3
0
4
ACK
—
CC
0
5
.
WRITE DATA TO
REGISTER 0x02
0
6
0xE1
0
7
Slave Address
R/W
8
Write Cycle
ACK
—
ACK
9
STOP